jonsonxp / sea_azpr
An AZPR SoC implementation on SEA FPGA Board.
☆9Updated 4 years ago
Alternatives and similar repositories for sea_azpr:
Users that are interested in sea_azpr are comparing it to the libraries listed below
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆30Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆24Updated 6 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆18Updated 10 years ago
- Small (Q)SPI flash memory programmer in Verilog☆57Updated 2 years ago
- MIPI CSI-2 + MIPI CCS Demo☆67Updated 3 years ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆47Updated 10 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆61Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆86Updated 4 years ago
- turbo 8051☆28Updated 7 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆48Updated 4 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆22Updated 5 years ago
- USB 1.1 Host and Function IP core☆19Updated 10 years ago
- ☆40Updated 4 years ago
- USB serial device (CDC-ACM)☆37Updated 4 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆26Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 6 years ago
- USB 2.0 Device IP Core☆53Updated 7 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆16Updated last year
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Collection of projects for various FPGA development boards☆43Updated 8 months ago
- ☆14Updated 5 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module☆21Updated 6 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆22Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆50Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 8 months ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago