DoneSEA / SEALinks
☆39Updated 5 years ago
Alternatives and similar repositories for SEA
Users that are interested in SEA are comparing it to the libraries listed below
Sorting:
- FPGA core boards / evaluation boards based on CDCTL hardware☆94Updated 2 weeks ago
- ☆64Updated last year
- SEA-S7_gesture recognition☆17Updated 5 years ago
- USB 2.0 Device IP Core☆74Updated 8 years ago
- Project: Precise Measure of time delays in FPGA☆30Updated 8 years ago
- 8051 core☆112Updated 11 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆67Updated 3 weeks ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- ☆14Updated 6 years ago
- A Voila-Jones face detector hardware implementation☆33Updated 7 years ago
- 【例程】国产高云FPGA 开发板及其工程☆43Updated last year
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- Simple mono FM Radio.☆49Updated 9 years ago
- Basic USB-CDC device core (Verilog)☆85Updated 4 years ago
- Yet another free 8051 FPGA core☆36Updated 7 years ago
- FPGA based 30ps RMS TDCs☆91Updated 7 years ago
- LicheeTang 蜂鸟E203 Core☆199Updated 6 years ago
- Make Baidu EdgeBoard Lite as a general Zynq FPGA development board☆30Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆78Updated 4 years ago
- OpenFPGA ICE40UP5K☆35Updated 5 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆34Updated 4 years ago
- QSPI for SoC☆23Updated 6 years ago
- This is xc7z020clg400 FPGA hardware core board design☆73Updated 2 years ago
- Cortex M0 based SoC☆76Updated 4 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆68Updated 11 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆33Updated last month
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Updated 2 years ago
- AD7606 driver verilog☆45Updated 6 years ago