DoneSEA / SEA
☆38Updated 4 years ago
Related projects: ⓘ
- ☆60Updated 6 months ago
- ☆14Updated 4 years ago
- SEA-S7_gesture recognition☆12Updated 4 years ago
- USB 2.0 Device IP Core☆49Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆65Updated 2 years ago
- Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA.☆29Updated 4 years ago
- Make Baidu EdgeBoard Lite as a general Zynq FPGA development board☆23Updated last year
- Simple mono FM Radio.☆45Updated 8 years ago
- ☆28Updated 4 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆25Updated 3 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆18Updated 6 months ago
- QSPI for SoC☆15Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆66Updated 3 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆28Updated 4 years ago
- AD7606 driver verilog☆35Updated 5 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆65Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 2 years ago
- A Voila-Jones face detector hardware implementation☆29Updated 5 years ago
- fpga based nes box☆26Updated 2 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆45Updated 4 years ago
- This is xc7z020clg400 FPGA hardware core board design☆22Updated 10 months ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆16Updated 9 months ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 2 years ago
- 8051 core☆92Updated 10 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆89Updated 3 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 3 years ago
- configurable cordic core in verilog☆41Updated 10 years ago
- The project includes codes, specification, presentation and other information.☆25Updated 4 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆56Updated last year
- FPGA Technology Exchange Group相关文件管理☆38Updated 9 months ago