DoneSEA / SEALinks
☆39Updated 5 years ago
Alternatives and similar repositories for SEA
Users that are interested in SEA are comparing it to the libraries listed below
Sorting:
- ☆64Updated 9 months ago
- SEA-S7_gesture recognition☆17Updated 5 years ago
- ☆14Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- 8051 core☆109Updated 11 years ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- Project: Precise Measure of time delays in FPGA☆30Updated 8 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆93Updated 4 years ago
- FPGA Technology Exchange Group相关文件管理☆53Updated 2 weeks ago
- Simple mono FM Radio.☆49Updated 9 years ago
- hardware project of a ltc2208 breakout board with simple 2 afe circuit selectalbe☆18Updated 3 years ago
- A Voila-Jones face detector hardware implementation☆33Updated 6 years ago
- LicheeTang FPGA Examples☆124Updated 5 years ago
- This is xc7z020clg400 FPGA hardware core board design☆61Updated 2 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆76Updated 4 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 8 months ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆78Updated 6 years ago
- Make Baidu EdgeBoard Lite as a general Zynq FPGA development board☆28Updated 2 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Updated 2 years ago
- AD7606 driver verilog☆45Updated 6 years ago
- a simple FPGA xdma demo based Memblaze☆21Updated 2 years ago
- QSPI for SoC☆23Updated 6 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆75Updated last year
- Yet another free 8051 FPGA core☆36Updated 7 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆76Updated 4 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆65Updated 10 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆193Updated 6 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago