junjie1475 / MacOS_CoreBinderLinks
Kernel Extension allows to pin thread on a certain cpu core on Apple Silicon machines
☆19Updated last year
Alternatives and similar repositories for MacOS_CoreBinder
Users that are interested in MacOS_CoreBinder are comparing it to the libraries listed below
Sorting:
- ☆308Updated 2 months ago
- CPU micro benchmarks☆69Updated last month
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆132Updated 4 years ago
- Apple Firestorm/Icestorm CPU microarchitecture docs☆246Updated 2 years ago
- ROB size testing utility☆159Updated 3 years ago
- Experimental playground to run spec2017 on iOS☆62Updated 2 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆30Updated 3 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆24Updated last year
- ☆17Updated 5 months ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Updated last week
- GPUReplay, ASPLOS 2022☆41Updated 3 years ago
- PARSEC 3.0 benchmark suite☆12Updated 7 years ago
- A heterogeneous architecture timing model simulator.☆173Updated 2 months ago
- ☆75Updated last year
- PARSEC Benchmark http://parsec.cs.princeton.edu 3.0-beta-20150206 ported to Ubuntu 22.04 and with proper version control and SPLASH2 port…☆105Updated last month
- gem5 configuration for intel's skylake micro-architecture☆52Updated 3 years ago
- Generate Linux Perf event tables for Apple Silicon☆16Updated last month
- ☆74Updated 7 months ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆23Updated 4 months ago
- ARMv8 performance monitor from userspace☆83Updated 2 years ago
- The Sniper Multi-Core Simulator☆162Updated last month
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆30Updated 5 months ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆61Updated 5 years ago
- This is a read-only mirror of the kvm-unit-tests repository from https://gitlab.com/kvm-unit-tests/kvm-unit-tests. Pull requests here at …☆29Updated 2 weeks ago
- ☆17Updated 3 years ago
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆17Updated 2 years ago
- [TACO 2024] A hardware prefetching framework employing Tyche, a hardware prefetcher designed for indirect memory access patterns.☆24Updated last year
- ☆34Updated 5 years ago
- ☆34Updated 4 years ago
- Trying to figure various CPU things out☆90Updated last year