junjie1475 / MacOS_CoreBinderLinks
Kernel Extension allows to pin thread on a certain cpu core on Apple Silicon machines
☆17Updated 7 months ago
Alternatives and similar repositories for MacOS_CoreBinder
Users that are interested in MacOS_CoreBinder are comparing it to the libraries listed below
Sorting:
- CPU micro benchmarks☆58Updated 3 weeks ago
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆129Updated 4 years ago
- ROB size testing utility☆155Updated 3 years ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆14Updated 3 months ago
- Experimental playground to run spec2017 on iOS☆57Updated last year
- ☆286Updated 6 months ago
- Apple Firestorm/Icestorm CPU microarchitecture docs☆242Updated 2 years ago
- Trying to figure various CPU things out☆78Updated last year
- gem5 configuration for intel's skylake micro-architecture☆49Updated 3 years ago
- Microarchitecture diagrams of several CPUs☆37Updated last week
- Generate Linux Perf event tables for Apple Silicon☆12Updated 8 months ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆19Updated last year
- Instruction latency & throughput profiler for AArch64☆35Updated last week
- ☆20Updated 5 years ago
- ☆26Updated 3 months ago
- Stable, non-KVM version of PTLsim.☆29Updated 9 years ago
- ☆20Updated last month
- Implementing the Precise Runahead (HPCA'20) in gem5☆12Updated last year
- ☆33Updated 5 years ago
- ☆16Updated 3 weeks ago
- ☆73Updated 8 months ago
- Running linear algebra as fast as possible on Apple silicon☆21Updated last year
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated 2 months ago
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆16Updated last year
- Running ahead of memory latency - Part II project☆10Updated 2 years ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆83Updated last year
- The University of Bristol HPC Simulation Engine☆98Updated last week
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆17Updated last week
- ☆61Updated 2 years ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆69Updated 2 months ago