junjie1475 / MacOS_CoreBinderLinks
Kernel Extension allows to pin thread on a certain cpu core on Apple Silicon machines
☆20Updated last year
Alternatives and similar repositories for MacOS_CoreBinder
Users that are interested in MacOS_CoreBinder are comparing it to the libraries listed below
Sorting:
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆132Updated 5 years ago
- CPU micro benchmarks☆76Updated 3 weeks ago
- ☆312Updated 4 months ago
- ROB size testing utility☆159Updated 4 years ago
- Apple Firestorm/Icestorm CPU microarchitecture docs☆251Updated 2 years ago
- Experimental playground to run spec2017 on iOS☆62Updated 2 years ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Updated last month
- Generate Linux Perf event tables for Apple Silicon☆17Updated last month
- GPUReplay, ASPLOS 2022☆41Updated 3 years ago
- ☆17Updated 7 months ago
- The artifact for SecSMT paper -- Usenix Security 2022☆31Updated 3 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆24Updated 2 years ago
- A heterogeneous architecture timing model simulator.☆174Updated 5 months ago
- PARSEC Benchmark http://parsec.cs.princeton.edu 3.0-beta-20150206 ported to Ubuntu 22.04 and with proper version control and SPLASH2 port…☆109Updated 3 months ago
- gem5 configuration for intel's skylake micro-architecture☆53Updated 4 years ago
- ARMv8 performance monitor from userspace☆84Updated 2 years ago
- Qemu tracing plugin using SimPoints☆17Updated last year
- ☆78Updated last year
- This is a read-only mirror of the kvm-unit-tests repository from https://gitlab.com/kvm-unit-tests/kvm-unit-tests. Pull requests here at …☆31Updated 2 weeks ago
- ☆12Updated 4 months ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆24Updated 6 months ago
- A program that aims to measure the size of RAM an the characteristics of CPU Cache.☆14Updated 7 years ago
- [TACO 2024] A hardware prefetching framework employing Tyche, a hardware prefetcher designed for indirect memory access patterns.☆25Updated last year
- ☆33Updated 5 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆22Updated 2 years ago
- ☆21Updated 6 years ago
- The Sniper Multi-Core Simulator☆164Updated 3 months ago
- ☆64Updated 3 years ago
- ☆34Updated last month
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆61Updated 5 years ago