junjie1475 / MacOS_CoreBinderLinks
Kernel Extension allows to pin thread on a certain cpu core on Apple Silicon machines
☆17Updated 6 months ago
Alternatives and similar repositories for MacOS_CoreBinder
Users that are interested in MacOS_CoreBinder are comparing it to the libraries listed below
Sorting:
- CPU micro benchmarks☆57Updated 2 weeks ago
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆129Updated 4 years ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆14Updated 2 months ago
- Generate Linux Perf event tables for Apple Silicon☆12Updated 7 months ago
- Microarchitecture diagrams of several CPUs☆36Updated last month
- ROB size testing utility☆151Updated 3 years ago
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆15Updated last year
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆17Updated last year
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- ☆16Updated last year
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆19Updated 3 months ago
- gem5 configuration for intel's skylake micro-architecture☆48Updated 3 years ago
- ☆20Updated last week
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆21Updated last year
- ☆19Updated 5 years ago
- ☆25Updated 2 months ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- ☆72Updated 7 months ago
- GPUReplay, ASPLOS 2022☆36Updated 3 years ago
- MIRAGE (USENIX Security 2021)☆13Updated last year
- ☆17Updated 3 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆23Updated last year
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆36Updated 2 years ago
- Instruction latency & throughput profiler for AArch64☆34Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆30Updated 2 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆21Updated 3 months ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Skyloft: A General High-Efficient Scheduling Framework in User Space (SOSP 2024)☆35Updated 8 months ago
- The Captive Hypervisor☆42Updated 2 years ago
- ☆25Updated last week