junjie1475 / MacOS_CoreBinder
Kernel Extension allows to pin thread on a certain cpu core on Apple Silicon machines
☆12Updated 10 months ago
Related projects ⓘ
Alternatives and complementary repositories for MacOS_CoreBinder
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆118Updated 3 years ago
- Experimental playground to run spec2017 on iOS☆51Updated last year
- A iOS profiler(non-jailbreak) to get iOS runtime hardware information.☆20Updated last year
- ☆244Updated 4 months ago
- Apple Firestorm/Icestorm CPU microarchitecture docs☆221Updated last year
- Tool for messing around with Apple GPU assembly☆22Updated 3 years ago
- Instruction latency & throughput profiler for AArch64☆32Updated 9 months ago
- Sudoless alternative to powermetrics for Apple Silicon; realtime CPU & GPU frequency, volts, usage, etc.☆69Updated 5 months ago
- ROB size testing utility☆132Updated 2 years ago
- Running linear algebra as fast as possible on Apple silicon☆18Updated last year
- Fork of LLVM with support for downgrading bitcode.☆19Updated this week
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆32Updated 2 years ago
- CLI Tools For ANE☆111Updated 3 years ago
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆62Updated 3 years ago
- Performance Counters for Apple Silicon on macOS☆18Updated 2 years ago
- a quick and dirty little program to convert Apple CoreML model to ANE hwx file☆27Updated last year
- BLIS fork with kernels for Apple M1. (Perhaps) The first open-source BLAS with Apple Matrix Coprocessor support.☆32Updated last year
- GPUReplay, ASPLOS 2022☆33Updated 2 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆33Updated 3 years ago
- A random fuzz generator for the RISC-V vector extension intrinsics☆18Updated 2 weeks ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆18Updated 9 months ago
- Table of ARM SoC and their features☆35Updated this week
- gem5 configuration for intel's skylake micro-architecture☆45Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆22Updated last week
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆14Updated 11 months ago
- ☆17Updated 2 years ago
- A collection of reverse-engineered documentation for the instruction sets for various generations of Mali GPU's.☆31Updated 6 years ago
- Access Arm64 CPU system registers☆70Updated last week
- Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.☆33Updated 6 months ago
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆13Updated last year