junjie1475 / MacOS_CoreBinder
Kernel Extension allows to pin thread on a certain cpu core on Apple Silicon machines
☆15Updated 4 months ago
Alternatives and similar repositories for MacOS_CoreBinder:
Users that are interested in MacOS_CoreBinder are comparing it to the libraries listed below
- CPU micro benchmarks☆50Updated this week
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆128Updated 4 years ago
- ROB size testing utility☆144Updated 3 years ago
- Instruction latency & throughput profiler for AArch64☆33Updated last year
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆16Updated 11 months ago
- Microarchitecture diagrams of several CPUs☆24Updated last month
- Experimental playground to run spec2017 on iOS☆54Updated last year
- Apple Firestorm/Icestorm CPU microarchitecture docs☆237Updated last year
- ☆32Updated 4 years ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆35Updated 2 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- MIRAGE (USENIX Security 2021)☆12Updated last year
- ☆16Updated last year
- ☆48Updated this week
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- ☆18Updated 5 years ago
- gem5 configuration for intel's skylake micro-architecture☆47Updated 3 years ago
- ☆15Updated 2 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆18Updated last year
- GPUReplay, ASPLOS 2022☆34Updated 3 years ago
- Trying to figure various CPU things out☆75Updated last year
- Running linear algebra as fast as possible on Apple silicon☆19Updated last year
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆21Updated last year
- ☆36Updated 3 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆16Updated 3 weeks ago
- ☆18Updated last year
- ☆21Updated 5 months ago
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆13Updated last year