junjie1475 / MacOS_CoreBinderLinks
Kernel Extension allows to pin thread on a certain cpu core on Apple Silicon machines
☆20Updated last year
Alternatives and similar repositories for MacOS_CoreBinder
Users that are interested in MacOS_CoreBinder are comparing it to the libraries listed below
Sorting:
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆132Updated 4 years ago
- CPU micro benchmarks☆73Updated 2 months ago
- ☆311Updated 3 months ago
- Apple Firestorm/Icestorm CPU microarchitecture docs☆248Updated 2 years ago
- ROB size testing utility☆158Updated 4 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆24Updated last year
- GPUReplay, ASPLOS 2022☆41Updated 3 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆30Updated 3 years ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Updated last month
- Generate Linux Perf event tables for Apple Silicon☆16Updated 3 weeks ago
- Qemu tracing plugin using SimPoints☆17Updated last year
- gem5 configuration for intel's skylake micro-architecture☆53Updated 4 years ago
- PARSEC Benchmark http://parsec.cs.princeton.edu 3.0-beta-20150206 ported to Ubuntu 22.04 and with proper version control and SPLASH2 port…☆107Updated 2 months ago
- A heterogeneous architecture timing model simulator.☆173Updated 3 months ago
- Experimental playground to run spec2017 on iOS☆61Updated 2 years ago
- CleanupSpec (MICRO-2019)☆16Updated 5 years ago
- ☆17Updated 6 months ago
- ☆17Updated 4 years ago
- The Sniper Multi-Core Simulator☆162Updated 2 months ago
- ☆76Updated last year
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆24Updated 5 months ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆61Updated 5 years ago
- Trying to figure various CPU things out☆90Updated 3 weeks ago
- ☆34Updated 5 years ago
- ☆34Updated 3 weeks ago
- ☆21Updated 5 years ago
- Microarchitecture diagrams of several CPUs☆46Updated this week
- NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems [USENIX Security '23]☆18Updated 3 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆42Updated 2 months ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago