Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations
☆42Dec 14, 2013Updated 12 years ago
Alternatives and similar repositories for SIFT-implementation-in-Verilog
Users that are interested in SIFT-implementation-in-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Integration of SIFT and LES Algorithms☆14May 6, 2024Updated 2 years ago
- FPGA FAST image feature detector implementation in VHDL☆38Nov 14, 2022Updated 3 years ago
- ☆71Aug 14, 2020Updated 5 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 机器人使用了Xilinx的SPARTAN-6系列芯片以及ISE设计工具对机器人控制电路进行了设计和仿真，验证了电路的正确性和可靠性。同时机器人使用了温湿度传感器、人体感应传感器、超声波传感器、震动传感器、有毒气体传感器等，可以对灾区的环境和受困人员进行多方面的检测和响应。还…☆11Nov 15, 2023Updated 2 years ago
- Panoramic image stitching using SIFT and RANSAC in matlab.☆39May 14, 2015Updated 11 years ago
- Testbenches for HDL projects☆23May 17, 2026Updated last week
- CPU implementation of the Image stitching using FAST. For FPGA implementation visit tharaka27-SocStitcher.☆12Jun 19, 2020Updated 5 years ago
- Using reinforcement learning to solve VRP☆10Jul 6, 2020Updated 5 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- 这里汇总了我在学习道路上的文档、代码、文件或推文。This is a collection of documents, code, files, or articles written by me.☆14Apr 26, 2026Updated last month
- OpenDLA for trying the demo and FPGA solution☆17Jul 28, 2022Updated 3 years ago
- Code for the paper: Physics-informed neural networks for modelling anisotropic and bi-anisotropic electromagnetic constitutive laws throu…☆10Dec 27, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- vs2017和qt联合开发，基于cloudcompare开源项目构建的三维工件点云，配合偏差实时测量系统。☆12Apr 21, 2021Updated 5 years ago
- Cuda implementation of semi global block matching for stereo.☆12Aug 12, 2021Updated 4 years ago
- 结构光测量☆13Sep 20, 2019Updated 6 years ago
- An implementation of SIFT on GPU with OpenCL☆89Sep 21, 2018Updated 7 years ago
- ☆23Jan 14, 2014Updated 12 years ago
- kintex7 ov13850 fpga mipi camera☆21Dec 2, 2025Updated 5 months ago
- ☆89May 4, 2017Updated 9 years ago
- 最小和算法实现☆10Jul 12, 2020Updated 5 years ago
- A repository of IPs for hardware computer vision (FPGA)☆98Oct 21, 2015Updated 10 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆13Jul 2, 2016Updated 9 years ago
- development interface mil-std-1553b for system on chip☆25Feb 2, 2018Updated 8 years ago
- A simple DPDK application for learning☆11May 9, 2017Updated 9 years ago
- ☆12Sep 30, 2020Updated 5 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- C Crypto library supporting DES, AES128, SHA256, CCM-AES128, ECDSA, ECDH, PKCS#1 v1.5☆15Jan 24, 2022Updated 4 years ago
- Hybrid Threading Tool Set☆15Sep 24, 2020Updated 5 years ago
- Code supporting the RAL paper "Accelerating Robot Dynamics Gradients on a CPU, GPU, and FPGA"☆24Sep 14, 2021Updated 4 years ago
- Real-time binocular stereo vision FPGA system with OV5640 cameras☆88Jul 21, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆243Apr 12, 2021Updated 5 years ago
- Tools for working with the 802.11B scrambler when writing Packet-in-Packet exploits.☆20Sep 15, 2013Updated 12 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆13Jan 8, 2021Updated 5 years ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆25Nov 9, 2022Updated 3 years ago
- ☆13Mar 10, 2017Updated 9 years ago
- A ROS pipeline for GPU based feature detection, description and matching☆15Jul 2, 2018Updated 7 years ago
- OS abstraction layer and helpers☆15Sep 2, 2025Updated 8 months ago