jankralx / dpd_sample_selectionLinks
Digital predistortion with sample selection methods.
☆17Updated 5 years ago
Alternatives and similar repositories for dpd_sample_selection
Users that are interested in dpd_sample_selection are comparing it to the libraries listed below
Sorting:
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆16Updated 2 years ago
- Adaptation of a predistorter (DPD) to linarize a power amplifier (PA) with a comparator in the feedback, based on the direct learning arc…☆10Updated 2 years ago
- ☆14Updated 5 years ago
- Verilog实现OFDM基带☆43Updated 9 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- ☆11Updated 7 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆49Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 6 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆67Updated 2 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆104Updated 11 months ago
- 最小和算法实现☆10Updated 4 years ago
- DPD using RLS Algorithm☆14Updated 6 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- 用Verilog语言编写,实现2FSK,2PSK, 2DPSK, QPSK调制解调☆40Updated 6 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated 2 months ago
- Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz☆177Updated 7 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆36Updated 7 months ago
- FMCW Radar verilog project☆32Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- ☆45Updated 2 years ago
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆79Updated 11 months ago
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆66Updated 3 months ago
- MATLAB toolbox for ADI transceiver products☆63Updated 2 months ago
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆40Updated this week