jankralx / dpd_sample_selectionLinks
Digital predistortion with sample selection methods.
☆20Updated 6 years ago
Alternatives and similar repositories for dpd_sample_selection
Users that are interested in dpd_sample_selection are comparing it to the libraries listed below
Sorting:
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆18Updated 3 years ago
- Find the job you want!☆10Updated 7 years ago
- Verilog实现OFDM基带☆45Updated 10 years ago
- IEEE 802.11 OFDM-based transceiver system☆43Updated 8 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆112Updated last week
- Adaptation of a predistorter (DPD) to linarize a power amplifier (PA) with a comparator in the feedback, based on the direct learning arc…☆14Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆62Updated 6 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆454Updated 3 years ago
- FMCW Radar verilog project☆32Updated 5 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆129Updated last month
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆59Updated last week
- ☆14Updated 6 years ago
- MATLAB-based FIR filter design☆62Updated last year
- ☆28Updated last year
- 哈工大软件无线电课设:多相滤波器的原理、实现及其应用,从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果,含答辩PPT、学习笔记和个人总结。☆95Updated 8 years ago
- Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers☆40Updated 4 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆208Updated 2 years ago
- Python productivity for RFSoC platforms☆87Updated 3 months ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆42Updated 3 years ago
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆18Updated 8 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆51Updated last year
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆130Updated 2 months ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆33Updated 4 years ago
- ANTSDR Firmware☆141Updated 2 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆58Updated 4 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆41Updated 6 years ago
- RTL implementation of components for DVB-S2☆131Updated 2 years ago
- AD7606 driver verilog☆45Updated 6 years ago
- UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform☆12Updated 11 years ago
- MATLAB toolbox for ADI transceiver products☆64Updated 3 weeks ago