Alternatives and similar repositories for dpd_sample_selection

Users that are interested in dpd_sample_selection are comparing it to the libraries listed below

• ghaziiii / Digital-predistortion
  This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …
  ☆18Updated 3 years ago
• ctarver / Power-Amplifier-Model
  ☆14Updated 6 years ago
• jankralx / comparator_dpd
  Adaptation of a predistorter (DPD) to linarize a power amplifier (PA) with a comparator in the feedback, based on the direct learning arc…
  ☆14Updated 2 years ago
• dshekhalev / FEC
  FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)
  ☆129Updated last month
• jibon969 / Part-time-Jobs-web-project-
  Find the job you want!
  ☆10Updated 7 years ago
• erbanhun / ZTE_DPD
  ☆11Updated 7 years ago
• phthinh / OFDM_802_11
  IEEE 802.11 OFDM-based transceiver system
  ☆43Updated 8 years ago
• yugithub / OFDM-baseband
  Verilog实现OFDM基带
  ☆45Updated 10 years ago
• strath-sdr / rfsoc_ofdm
  PYNQ example of an OFDM Transmitter and Receiver on RFSoC.
  ☆59Updated last week
• open-sdr / openofdm
  Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
  ☆130Updated 2 months ago
• jhshi / openofdm
  Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
  ☆454Updated 3 years ago
• strath-sdr / rfsoc_qpsk
  PYNQ example of using the RFSoC as a QPSK transceiver.
  ☆112Updated last week
• HeLiangHIT / polyphase_filter_prj
  哈工大软件无线电课设：多相滤波器的原理、实现及其应用，从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果，含答辩PPT、学习笔记和个人总结。
  ☆95Updated 8 years ago
• Spartak0s / Polar-Codes-Hardware-VHDL
  Polar Codes Implementation on Vhdl
  ☆15Updated 9 years ago
• jkelley / irig-decoder
  Firmware IRIG-B decoder
  ☆28Updated 3 years ago
• lisliyongming / JESD204B
  通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结
  ☆24Updated 6 years ago
• freedomhust / LDPC_MS
  最小和算法实现
  ☆10Updated 5 years ago
• EttusResearch / fpga
  The USRP™ Hardware Driver FPGA Repository
  ☆295Updated 4 years ago
• mohamed / zynq_echo_servers
  UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform
  ☆12Updated 11 years ago
• Grootzz / AD9361_TX_MSK
  A project demonstrate how to config ad9361 to TX mode and how to transmit MSK
  ☆62Updated 6 years ago
• ctarver / ILA-DPD
  ☆47Updated 3 years ago
• strath-sdr / RFSoC-Book
  Companion Jupyter Notebooks for the RFSoC-Book.
  ☆251Updated 2 years ago
• russdill / bch_verilog
  Verilog based BCH encoder/decoder
  ☆132Updated 3 years ago
• analogdevicesinc / ad936x-filter-wizard
  MATLAB-based FIR filter design
  ☆62Updated last year
• ajackevic / ELEC5882
  The Design and Implementation of a Pulse Compression Filter on an FPGA.
  ☆33Updated 4 years ago
• biren15 / Design-and-Verification-of-LDPC-Decoder
  - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …
  ☆54Updated 8 years ago
• maxs-well / LMS-sound-filtering-by-Verilog
  LMS sound filtering by Verilog
  ☆43Updated 5 years ago
• MicroPhase / antsdr-fw
  ANTSDR Firmware
  ☆139Updated 2 years ago
• Xilinx / RFSoC-PYNQ
  Python productivity for RFSoC platforms
  ☆87Updated 3 months ago
• lauchinyuan / FPGA_QPSK-modem
  A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA
  ☆208Updated 2 years ago