hassnainfareed / mnist-handwritten-digit-recognition
Keras Fully Connected Neural Network using Python for Digit Recognition
☆15Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for mnist-handwritten-digit-recognition
- Environmental Studies (P/F course) - End Semester Project☆9Updated 3 years ago
- Final year project☆16Updated 7 years ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆23Updated 6 years ago
- Simulated Annealing to minimize the wirelength☆8Updated 7 years ago
- This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum☆51Updated 2 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆35Updated 5 years ago
- This is PYNQ based human target detection project, mainly implemented based on FPGA Yolov2 Acceleration Algorithm; this project can take …☆10Updated 3 years ago
- Sobel is first order or gradient based edge operator for images and it is implemented using verilog.☆14Updated 3 years ago
- Automatic Test Pattern Generation using PODEM algorithm☆13Updated 10 years ago
- Machine Learning Techniques for Hardware Trojan Detection☆16Updated 4 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆39Updated 4 years ago
- All the projects and assignments done as part of VLSI course.☆17Updated 4 years ago
- Voice Recognition using FPGA-Based Neural Networks☆11Updated 8 years ago
- An ATPG tool using PODEM algorithm in C++ that generates a test to detect any given list of Single-Stuck-at Faults☆11Updated 7 years ago
- An 8 input interrupt controller written in Verilog.☆24Updated 12 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆15Updated 3 years ago
- Verilog modules for beginners☆23Updated 2 years ago
- Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani☆17Updated 6 years ago
- Software and Hardware models of Approximate Carry-Lookahead Adder with Intelligent Carry Judgement and Correction☆12Updated 2 years ago
- ☆16Updated last year
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆13Updated 7 years ago
- Content for the FPGA Primer Course offered by the OSFPGA Foundation, Redwood EDA, and VLSI System Design.☆25Updated last year
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆98Updated 4 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Updated 6 years ago
- A collection of commonly asked RTL design interview questions☆21Updated 7 years ago
- ☆35Updated 6 years ago
- Single Cycle MIPS Pipelined Processor using Verilog☆13Updated 3 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆9Updated 7 months ago
- ☆9Updated 4 months ago