dhr9 / HandwritingRecognition_using_ImageProcessing_and_NeuralNetworks_on_an_FPGA
Final year project
☆18Updated 7 years ago
Alternatives and similar repositories for HandwritingRecognition_using_ImageProcessing_and_NeuralNetworks_on_an_FPGA:
Users that are interested in HandwritingRecognition_using_ImageProcessing_and_NeuralNetworks_on_an_FPGA are comparing it to the libraries listed below
- ☆25Updated 7 years ago
- Voice Recognition using FPGA-Based Neural Networks☆11Updated 8 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Expiremental Speech Recognition System using VHDL & MATLAB.☆45Updated 6 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 6 years ago
- ☆14Updated 9 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆177Updated 8 years ago
- ☆104Updated 5 years ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Updated 7 years ago
- Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image☆60Updated 10 years ago
- A convolutional neural network implemented in hardware (verilog)☆155Updated 7 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆28Updated 7 years ago
- ☆45Updated 4 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆138Updated 6 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- ☆35Updated 8 years ago
- Pretrained VGG16 neural net in C language☆49Updated 3 years ago
- Verilog Generator of Neural Net Digit Detector for FPGA☆292Updated 2 years ago
- Deep learning for freehand sketch object recognition☆27Updated 7 years ago
- ☆119Updated 7 years ago
- Verilog library for implementing neural networks.☆26Updated 10 years ago
- ☆39Updated 7 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆100Updated 4 years ago
- Artificial Neural Network on Altera DE2☆34Updated 9 years ago
- PYNQ, Neural network Language model, Overlay☆105Updated 5 years ago
- collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning☆7Updated 7 years ago
- Implementation of CNN using Verilog☆200Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆107Updated 7 years ago