實作《自己動手寫CPU》書上的程式碼
☆67Sep 16, 2018Updated 7 years ago
Alternatives and similar repositories for DIY_OpenMIPS
Users that are interested in DIY_OpenMIPS are comparing it to the libraries listed below
Sorting:
- RISCV CPU implementation in SystemVerilog☆32Oct 1, 2025Updated 5 months ago
- 作業系統實作☆13Apr 26, 2018Updated 7 years ago
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- 自建 chisel 工程模板☆14Jul 19, 2023Updated 2 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- ☆10Dec 28, 2020Updated 5 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Multitasking kernel for Arm/Thumb/AArch64 targets.☆48Dec 22, 2021Updated 4 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Slides for the various variants of our talk about user space drivers in high-level languages.☆12Sep 24, 2019Updated 6 years ago
- A Linux device driver that simulates interrupts☆14Jan 21, 2026Updated last month
- ROS package suite for robots at Hakuto, a Google XPRIZE contender☆12Apr 27, 2016Updated 9 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- VGA-compatible text mode functionality☆17May 16, 2020Updated 5 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- ☆14Nov 5, 2017Updated 8 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- libCircuit is a C++ Library for EDA software development☆18Sep 27, 2018Updated 7 years ago
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 6 years ago
- An algorithm a day keeps your fresh mind awake☆15Apr 9, 2020Updated 5 years ago
- A self-healing FreeRTOS based on ARM TrustZone☆17May 11, 2024Updated last year
- A FUSE wrapper that puts the littlefs in user-space☆20Feb 8, 2023Updated 3 years ago
- Simulation of the classic Pacman arcade game on a PanoLogic thin client.☆34Nov 3, 2019Updated 6 years ago
- OpenHW Group is a global, not-for-profit organization where hardware and software designers collaborate on open-source cores, IP, tools, …☆19Feb 24, 2026Updated last week
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated 8 months ago
- 中正大學，資工系，羅習五，系統程式設計課程☆74Apr 21, 2025Updated 10 months ago
- Verification IP for UART protocol☆23Aug 3, 2020Updated 5 years ago
- ☆21Dec 29, 2024Updated last year
- 作業系統☆87Jan 14, 2020Updated 6 years ago
- An experimental HTTP server implemented as Linux kernel module☆83Jul 13, 2025Updated 7 months ago
- The open-source Mixture of Depths code and the official implementation of the paper "Router-Tuning: A Simple and Effective Approach for E…☆28Updated this week
- NCTU 2021 Spring Integrated Circuit Design Laboratory☆197Apr 2, 2023Updated 2 years ago
- Simple 3-stage pipeline RISC-V processor☆146Feb 24, 2026Updated last week
- Verilog Ethernet components for FPGA implementation☆23Jun 26, 2023Updated 2 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago