Alternatives and similar repositories for HDLBits:

Users that are interested in HDLBits are comparing it to the libraries listed below

• HDLForBeginners / Examples
  ☆89Updated last year
• Obijuan / RISC-V-FPGA
  RISC-V CPU for OpenFPGAs, in Icestudio
  ☆91Updated 9 months ago
• PacktPublishing / The-FPGA-Programming-Handbook-Second-Edition
  Code Repository for The FPGA Programming Handbook Second Edition, Published by Packt
  ☆77Updated last month
• ShawnHymel / introduction-to-fpga
  ☆168Updated 2 years ago
• HDLForBeginners / Toolbox
  ☆66Updated 7 months ago
• nandland / getting-started-with-fpgas
  Verilog and VHDL for book
  ☆73Updated last year
• PacktPublishing / Architecting-High-Performance-Embedded-Systems
  ☆66Updated 2 years ago
• AngeloJacobo / FPGA_Book_Experiments
  My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
  ☆125Updated 3 years ago
• simonmonk / prog_fpgas
  The repository for the Verilog code examples and ISE projects that accompany the book Programming FPGAs: Getting Started with Verilog.
  ☆65Updated 7 years ago
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆62Updated 2 weeks ago
• merldsu / RISCV_Single_Cycle_Core
  This repository contains the design files of RISC-V Single Cycle Core
  ☆36Updated last year
• hell03end / verilog-uart
  Simple 8-bit UART realization on Verilog HDL.
  ☆101Updated 11 months ago
• grself / CIS221_Lab_Manual
  This is the Logisim-Evolution lab manual I use with my Cochise College CIS 221 Digital Logic class.
  ☆35Updated 5 years ago
• PacktPublishing / Architecting-and-Building-High-Speed-SoCs
  Architecting and Building High Speed SoCs, published by Packt
  ☆27Updated 2 years ago
• PacktPublishing / Learn-FPGA-Programming
  Learn FPGA Programming, published by Packt
  ☆187Updated 9 months ago
• nandland / nandland
  All code found on nandland is here. underconstruction.gif
  ☆325Updated 2 years ago
• arm-university / Introduction-to-SoC-Design-Education-Kit
  Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…
  ☆122Updated 8 months ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆77Updated this week
• efard / DSPHDL
  ☆41Updated last year
• icebreaker-fpga / icebreaker-verilog-examples
  This repository contains small example designs that can be used with the open source icestorm flow.
  ☆147Updated 3 years ago
• stnolting / neorv32-setups
  📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
  ☆72Updated this week
• johnwinans / rvddt
  RISC-V Dynamic Debugging Tool
  ☆46Updated last year
• FPGAwars / FPGA-peripherals
  Collection of open-source peripherals in Verilog
  ☆174Updated 2 years ago
• vfinotti / cortex-m0-soft-microcontroller
  Soft-microcontroller implementation of an ARM Cortex-M0
  ☆25Updated 5 years ago
• f4pga / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆54Updated last year
• RadionaOrg / ulx3s-links
  List of all links you can try with ULX3S
  ☆97Updated 3 years ago
• nematoli / SPI-FPGA-VHDL
  SPI Master and Slave components to be used in all of FPGAs, written in VHDL.
  ☆35Updated 4 years ago
• ChinaQMTECH / QM_XC7A100T_WUKONG_BOARD
  ☆33Updated last year
• orangecrab-fpga / orangecrab-examples
  Example projects/code for the OrangeCrab
  ☆106Updated 10 months ago
• hdl / awesome
  A curated list of awesome resources for HDL design and verification
  ☆146Updated last week