HDLForBeginners / HDLBitsLinks
☆9Updated 3 years ago
Alternatives and similar repositories for HDLBits
Users that are interested in HDLBits are comparing it to the libraries listed below
Sorting:
- ☆93Updated last year
- Verilog and VHDL for book☆82Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆132Updated 3 years ago
- RISC-V CPU for OpenFPGAs, in Icestudio☆92Updated last year
- ☆173Updated 3 years ago
- The repository for the Verilog code examples and ISE projects that accompany the book Programming FPGAs: Getting Started with Verilog.☆65Updated 7 years ago
- ☆67Updated 2 years ago
- Learn FPGA Programming, published by Packt☆192Updated 11 months ago
- Code Repository for The FPGA Programming Handbook Second Edition, Published by Packt☆90Updated last month
- Examples for the Lushay Labs tang nano 9k series☆112Updated 11 months ago
- Collection of open-source peripherals in Verilog☆177Updated 3 years ago
- ☆72Updated 10 months ago
- All code found on nandland is here. underconstruction.gif☆330Updated 2 years ago
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆37Updated 5 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆77Updated last year
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆129Updated last week
- ☆34Updated last year
- Example LED blinking project for your FPGA dev board of choice☆175Updated last week
- Architecting and Building High Speed SoCs, published by Packt☆29Updated 2 years ago
- altera DE 0 Nano work☆9Updated 10 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆89Updated this week
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆151Updated last year
- Soft-microcontroller implementation of an ARM Cortex-M0☆26Updated 6 years ago
- Verilog HDL files☆141Updated last year
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆116Updated 4 years ago
- ☆45Updated 2 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆106Updated 4 years ago
- VHDL course at Brno University of Technology☆110Updated last month
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆59Updated 6 months ago