☆30Aug 6, 2018Updated 7 years ago
Alternatives and similar repositories for Awesome-RISC-V
Users that are interested in Awesome-RISC-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Little RISC-V 3-stage Pipeline CPU☆16Jun 14, 2021Updated 4 years ago
- This repository contains the code to solve rectilinear packing problem☆14Dec 15, 2020Updated 5 years ago
- ☆10Apr 18, 2023Updated 2 years ago
- ☆12Dec 11, 2023Updated 2 years ago
- My Submission for the Eth-Tokyo Hackathon☆12May 16, 2023Updated 2 years ago
- Allows to quickly create and link xournal++ files☆16Oct 1, 2023Updated 2 years ago
- for EE1520 NCKU☆13May 1, 2025Updated 10 months ago
- 为推广RISC-V尽些薄力☆312Jun 22, 2023Updated 2 years ago
- ☆12Aug 26, 2023Updated 2 years ago
- Send and receive data by sound wave。通过声波发送和接收数据(声波通信、声音通信)。使用快速傅里叶变换获取声音频率,然后对频率进行分段编码,可支持任意字符。☆18Dec 18, 2022Updated 3 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- Official git for "Fast Affine Motion Estimation for Versatile Video Coding (VVC) Encoding"☆11Sep 14, 2020Updated 5 years ago
- ☆10Aug 26, 2019Updated 6 years ago
- stanford introduction to computer networking labs☆15Sep 5, 2018Updated 7 years ago
- Some example codes of STM32F4☆21Mar 26, 2023Updated 2 years ago
- A Photo and Video Gallery Written in Flask☆22Feb 26, 2026Updated 3 weeks ago
- Simple Arm assembly kernels for testing the performance and functionality of Arm CPUs.☆14Dec 3, 2023Updated 2 years ago
- ☆21May 26, 2025Updated 9 months ago
- ☆10Oct 8, 2021Updated 4 years ago
- This repository will contain source code for sample applications☆12Jan 3, 2023Updated 3 years ago
- CPU敏捷开发框架(龙芯杯2024)☆26Sep 6, 2024Updated last year
- 基于acl 开发的微服务框架☆15Jun 23, 2017Updated 8 years ago
- An example of how to build an end-to-end dApp with plonky2x☆22Aug 30, 2023Updated 2 years ago
- ☆14Sep 8, 2019Updated 6 years ago
- Network on chip based neural network accelerator☆10Mar 25, 2021Updated 4 years ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆13May 22, 2025Updated 10 months ago
- ☆18Nov 12, 2023Updated 2 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- ☆15Mar 24, 2023Updated 3 years ago
- ☆10Dec 28, 2020Updated 5 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- Netrace: a network packet trace reader☆14Jun 16, 2014Updated 11 years ago
- FlappyBird愤怒的小鸟 c++游戏实现 学习代码☆10Nov 16, 2018Updated 7 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated this week
- The source code of "Bingo Spatial Data Prefetcher" paper, which is accepted in HPCA 2019.☆30Jul 29, 2021Updated 4 years ago
- DUTH RISC-V Microprocessor☆25Dec 4, 2024Updated last year
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆12Jan 28, 2019Updated 7 years ago
- This repository contains the implementation of RISC-V Single Cycle Cores done by Undergraduate Students by using CHISEL and Functional Pr…☆10Oct 12, 2022Updated 3 years ago
- Proto Actor - Ultra fast distributed actors for C++☆12Sep 9, 2017Updated 8 years ago