sparkfun / SparkFun_Red-V_Thing_PlusLinks
The SparkFun RED-V Thing Plus is a low-cost, development board featuring the Freedom E310 SoC which brings with it the RISC-V instruction set architecture (ISA).
☆13Updated 5 years ago
Alternatives and similar repositories for SparkFun_Red-V_Thing_Plus
Users that are interested in SparkFun_Red-V_Thing_Plus are comparing it to the libraries listed below
Sorting:
- Apio examples☆37Updated 2 weeks ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 7 months ago
- The SparkFun RED-V RedBoard is a low-cost, development board featuring the Freedom E310 SoC which brings with it the RISC-V instruction s…☆16Updated 5 years ago
- Software, tools, documentation for Vegaboard platform☆65Updated 5 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆38Updated 3 years ago
- IP cores for the FPGA Libre project☆12Updated 7 years ago
- FPGA 101 - Workshop materials☆76Updated 6 years ago
- 100% open source dev kit for EOS S3 MCU+eFPGA SoC supported by fully open source SDK and FPGA Toolchain☆40Updated 4 years ago
- Ultimate ECP5 development board☆111Updated 6 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆37Updated 3 years ago
- Collection of PMOD boards for the use with iCEBreaker and any other FPGA board that has PMOD connectors.☆91Updated last year
- Slides and documentation from talks/demos/meetups☆49Updated 4 years ago
- ☆25Updated 6 years ago
- Axiom Alpha prototype software (FPGA, Linux, etc.)☆30Updated 9 years ago
- Simulation VCD waveform viewer, using old Motif UI☆26Updated 2 years ago
- Python script for programming the iCEBlink40 development board under linux☆32Updated 7 years ago
- ☆14Updated 2 weeks ago
- Repository and Wiki for Chip Hack events.☆51Updated 3 years ago
- released krtkl schematics☆57Updated 7 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆37Updated 8 months ago
- Small footprint and configurable embedded FPGA logic analyzer☆184Updated 2 months ago
- ☆61Updated last year
- ICE40 FPGA Cape for Beaglebone☆51Updated 4 years ago
- ☆55Updated 2 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆39Updated last year
- ZPUino HDL implementation☆90Updated 6 years ago
- J-core SOC for ice40 FPGA☆20Updated 5 years ago
- Apollo CPU Core in Verilog. For learning and having fun with open FPGA☆44Updated 8 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- FPGA ULX2/3 JTAG programmer☆40Updated 2 years ago