An open-source resistive random access memory (RRAM) compiler based on OpenRAM.
☆11Nov 21, 2020Updated 5 years ago
Alternatives and similar repositories for OpenRRAM
Users that are interested in OpenRRAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- sram/rram/mram.. compiler☆57Sep 11, 2023Updated 3 years ago
- ☆12Sep 4, 2025Updated last year
- Parametric NEM/MEM relay design with layout generation (KLayout: GDSII), FEM (Ansys/COMSOL), SPICE models, Liberty models, & more☆27Jun 8, 2024Updated 2 years ago
- Open-source compiler that hardwires ternary BitNet weights into mask-programmed compute-in-ROM silicon on open PDKs☆47Sep 18, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Alliance VLSI CAD Tools (LIP6)☆24Aug 28, 2026Updated last month
- AI-native control plane for KLayout: RPC plugin, Python client, MCP bridge, and routing workflows for agent-driven layout automation.☆43Oct 11, 2026Updated 2 weeks ago
- ☆16Mar 17, 2026Updated 7 months ago
- A universal Sentaurus Workbench automated simulation and parameter optimization tool that combines DeepSeek AI and swbpy2, supporting Sen…☆33Apr 22, 2025Updated last year
- ☆21Sep 14, 2026Updated last month
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- PyTorch code for full quantization of DNN using BCGD☆14Jul 24, 2019Updated 7 years ago
- RTLMeter benchmark suite☆34Updated this week
- Find the cause of late-stage MIPS decompilation mismatches with relocation-aware diffs, reproducible campaigns, compiler traces, and pass…☆20Oct 18, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An unofficial Hardhat plugin for working with circuits written in Noir☆12May 22, 2023Updated 3 years ago
- 🏗 forkable Ethereum dev stack focused on fast product iterations☆10Aug 28, 2021Updated 5 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆119Aug 21, 2024Updated 2 years ago
- MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies☆10Oct 1, 2020Updated 6 years ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆38Jul 19, 2024Updated 2 years ago
- mumax3 with sot(spin orbit torque)☆11Mar 3, 2023Updated 3 years ago
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆24Jun 19, 2026Updated 4 months ago
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆111Updated this week
- Cell layout generation (MH Multiheight) for DTCO/STCO exploration toolkit.☆16Oct 6, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Apr 14, 2023Updated 3 years ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆31Feb 16, 2020Updated 6 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆15Jan 9, 2026Updated 9 months ago
- HARC: verification language compiler, sister to ARCH☆14Updated this week
- Custom Standard Cell Library for GF180MCU process node on open PDK.☆13Oct 11, 2026Updated 2 weeks ago
- ☆25Aug 9, 2026Updated 2 months ago
- Sparse merkle tree functionality for TypeScript and Solidity.☆13Jan 24, 2023Updated 3 years ago
- HDL property graph☆26Aug 9, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Index of the fully open source process design kits (PDKs) maintained by Google.☆113Sep 4, 2022Updated 4 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆20Jul 22, 2020Updated 6 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆53Jul 21, 2022Updated 4 years ago
- A mutation testing CLI tool built in Rust. Currently supports Noir as a target language☆13Dec 2, 2024Updated last year
- Single owner authorization with zk-based two-factor-authorization.☆18Oct 6, 2022Updated 4 years ago
- Elliptic curve operations written in rust.☆12Jul 16, 2024Updated 2 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago