ClusterM / clujtag-clientLinks
Client for JTAG programmer for AVR microcontrollers
☆15Updated last year
Alternatives and similar repositories for clujtag-client
Users that are interested in clujtag-client are comparing it to the libraries listed below
Sorting:
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 6 years ago
- DVI PMOD adapter (HDMI connector)☆28Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- A flexible, simple, yet powerful FPGA development board.☆17Updated 7 years ago
- Design a CPU in VHDL☆11Updated 3 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 2 weeks ago
- IP cores for the FPGA Libre project☆12Updated 7 years ago
- verilog core for ws2812 leds☆33Updated 3 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆32Updated last year
- CRUVI Standard Specifications☆19Updated last year
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Ice40 open source HDMI examples on BlackIce II☆11Updated 3 years ago
- Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).☆14Updated 6 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated 2 years ago
- A low cost FPGA development board for absolute newbies☆18Updated 6 years ago
- SD device emulator from ProjectVault☆17Updated 5 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- ☆20Updated 8 years ago
- Collection of Raspberry Pi Pico board adapters for use with Pico-DirtyJTAG☆13Updated last year
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆26Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- An Arduino UNO compatible implementation for the iCE40 FPGAs☆20Updated 4 years ago
- ZPUino HDL implementation☆90Updated 6 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- GPIB IEEE 488.1 core☆25Updated 3 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago