matijakevic / mcircuit
A digital logic simulator inspired by Logisim.
☆47Updated 3 years ago
Alternatives and similar repositories for mcircuit:
Users that are interested in mcircuit are comparing it to the libraries listed below
- A platform for learning and experimenting with logic circuits☆22Updated 10 months ago
- Implementing a full-on electronic circuit simulator, studying the whole concept and physics behind it!☆53Updated 4 years ago
- Digital Logic Simulator☆31Updated 3 years ago
- ⚡ Analog circuit simulator! -- https://hlorenzi.github.io/circuitsim/☆24Updated 5 years ago
- ☆55Updated last year
- Simulation in Logisim-Evolution HC☆34Updated 3 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆12Updated 5 years ago
- A browser-based SPICE circuit simulator☆114Updated last month
- Little Python to C++ compiler☆94Updated last year
- Symbolic Circuit Analysis with MATLAB☆41Updated last year
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆76Updated 2 months ago
- Intel 8051 microcontroller emulator☆13Updated 2 years ago
- Circuit simulator written in python☆92Updated 2 years ago
- An 8-Bit (mostly) discrete CPU, built in Logisim.☆62Updated 2 years ago
- Digital/Analog Circuit Design and Simulation System for Windows☆25Updated 6 years ago
- Assembler for the Digital example processor☆53Updated last year
- A tiny oscilloscope written in Python/QT☆36Updated 10 years ago
- LTspice to Kicad schematic conversion☆28Updated 4 years ago
- ☆54Updated 2 years ago
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆24Updated 12 years ago
- Python PCB autorouter☆23Updated 9 years ago
- An interactive digital logic simulator with verilog support (Yosys)☆18Updated 4 months ago
- an IDE that uses myHDL, yosys, and arachne-pnr to target the ICEStick☆12Updated 8 years ago
- A simple 16-bit CPU built in Logisim☆51Updated 5 years ago
- Python classes to create agnostic wave files for HDL simulator viewer☆11Updated 4 years ago
- digilogic is a high speed digital circuit simulator / schematic capture☆26Updated this week
- Export netlists from Yosys to DigitalJS☆48Updated last year
- 4 Bit CPU build in Logisim Evolution, with Compiler and IDE.☆22Updated 4 years ago
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆18Updated this week
- Tiny Tapeout 06☆12Updated 3 weeks ago