Alternatives and similar repositories for creator

Users that are interested in creator are comparing it to the libraries listed below

• veripool / dinotrace
  Simulation VCD waveform viewer, using old Motif UI
  ☆27Updated 2 years ago
• laurelmay / riscv.vim
  RISC-V Assembly Syntax Highlighting for Vim
  ☆32Updated 10 months ago
• XUANTIE-RV / buildroot
  Buildroot customized for Xuantie™ RISC-V CPU
  ☆47Updated 3 years ago
• sparkfun / SparkFun_Red-V_Thing_Plus
  The SparkFun RED-V Thing Plus is a low-cost, development board featuring the Freedom E310 SoC which brings with it the RISC-V instruction…
  ☆13Updated 5 years ago
• freand76 / digsim
  An interactive digital logic simulator with verilog support (Yosys)
  ☆26Updated 3 weeks ago
• estarq / i8051emu
  Intel 8051 microcontroller emulator
  ☆17Updated 3 years ago
• kuznia-rdzeni / transactron
  Hardware transactions library for Amaranth
  ☆21Updated 2 weeks ago
• varunnagpaal / Analog-Design-Modelling
  Analog Hardware Hands on Design Labs and Modelling using SPICE Tools (NI Multisim, LTSpice)
  ☆29Updated 6 years ago
• PythonLinks / awesome-risc-v-soft-cores
  Compares the different RISC-V soft cores in order to help you select the best one for your application.
  ☆13Updated 5 months ago
• robotman2412 / boa-risc-v
  My second attempt at a RISC-V CPU with learnings form my previous attempt.
  ☆10Updated last year
• edaplayground / epwave
  EPWave -- The Free Interactive Browser-Based Wave Viewer
  ☆14Updated 10 years ago
• platformio / platform-shakti
  Shakti: development platform for PlatformIO
  ☆35Updated 3 years ago
• AntonLydike / riscemu
  RISC-V emulator in python
  ☆61Updated last year
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆17Updated 8 months ago
• mikeakohn / riscv_fpga
  Implementation of a RISC-V CPU in Verilog.
  ☆17Updated 8 months ago
• regymm / SqueakyBoard
  My self-designed ZYNQ-7010 4-layer developement board.
  ☆33Updated 4 years ago
• YoWASP / vscode
  YoWASP toolchain for Visual Studio Code
  ☆20Updated 3 weeks ago
• zeeshanrafique23 / RV32I-Logisim
  RV32I single cycle simulation on open-source software Logisim.
  ☆20Updated 3 years ago
• litex-hub / zephyr-on-litex-vexriscv
  ☆15Updated 4 months ago
• bavovanachte / sphinx-wavedrom
  A sphinx extension that allows including wavedrom diagrams by using its text-based representation
  ☆38Updated last year
• riscv-non-isa / riscv-uefi
  ☆34Updated 3 years ago
• TobiasFaller / gcc-riscv-elf-rv32e-rv32i-rv64i
  Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…
  ☆10Updated 3 months ago
• antmicro / renode-verilator-integration
  This repository contains sample code integrating Renode with Verilator
  ☆23Updated 5 months ago
• lupyuen / nuttx-star64
  Apache NuttX RTOS for Pine64 Star64 64-bit RISC-V SBC (StarFive JH7110)
  ☆31Updated last week
• XUANTIE-RV / tvm
  TVM for chips base on Xuantie CPU, an open deep learning compiler stack.
  ☆30Updated last year
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆78Updated this week
• riscvarchive / riscv-dejagnu
  DejaGnu RISC-V port
  ☆13Updated 3 years ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆35Updated last week
• tomverbeure / gdbwave
  GDB server to debug CPU simulation waveform traces
  ☆43Updated 3 years ago
• stnolting / cjtag_bridge
  🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.
  ☆25Updated 3 years ago