dcamarmas / creator
CREATOR is a generic teaching simulator to program in assembly in which you can simulate the operation of different architectures on the same tool. This simulator is designed to be used as a tool in which students can put into practice the brews seen in the theoretical classes of the subjects of Architecture and Computer Structure.
☆13Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for creator
- ☆10Updated last month
- Advanced RISC-V assembly syntax highlight for Vim and Neovim.☆12Updated 3 months ago
- WepSIM: Web Elemental Processor SIMulator☆65Updated 2 weeks ago
- Apache NuttX RTOS for Pine64 Star64 64-bit RISC-V SBC (StarFive JH7110)☆23Updated this week
- Intel 8051 microcontroller emulator☆13Updated 2 years ago
- An example in bare metal RV32 assembly for the longan nano board☆17Updated 3 years ago
- Main Repo for the OpenHW Group Software Task Group☆15Updated this week
- RV32I single cycle simulation on open-source software Logisim.☆16Updated 2 years ago
- C++ REPL for bare-metal embedded devices☆25Updated last year
- ZFP Hardware Implementation☆13Updated last year
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆32Updated 9 months ago
- CREATOR is a generic teaching simulator to program in assembly in which you can simulate the operation of different architectures on the …☆22Updated 2 weeks ago
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆14Updated this week
- A linker script generator for SiFive's Freedom platform☆32Updated 2 years ago
- Read-only mirror of the official repo at git://sigrok.org/sigrok-dumps. Pull requests welcome. Please file bugreports at sigrok.org/bugzi…☆16Updated last month
- A gdbstub for connecting GDB to a RISC-V Debug Module☆24Updated last month
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆25Updated 2 years ago
- SiFive: development platform for PlatformIO☆11Updated last year
- XuanTie vendor extension Instruction Set spec☆30Updated 2 months ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆18Updated 2 years ago
- ☆17Updated 4 months ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆40Updated this week
- A tool for dependencies validation for ninja build system using strace to detect the real dependencies☆13Updated 6 years ago
- This is the source of the seL4 docs.☆16Updated this week
- 4th RISC-V Workshop Tutorials☆15Updated 8 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆15Updated 4 years ago
- Yocto project for Xuantie RISC-V CPU☆37Updated 5 months ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆20Updated 2 years ago
- Kuchen Computer☆22Updated 4 months ago