kailashnath / OpenAFDX
This project intends to develop tools around AFDX. (Avionics Full Duplex Switched Ethernet).
☆10Updated 14 years ago
Related projects ⓘ
Alternatives and complementary repositories for OpenAFDX
- Avionics Full-Duplex Switched Ethernet model for OMNeT++☆11Updated 7 years ago
- an opensource project to enable TSN research with FAST☆35Updated 3 years ago
- ☆21Updated last week
- ☆17Updated 9 years ago
- AFDX protocol dissector for wireshark☆14Updated 5 years ago
- ☆12Updated 7 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆53Updated this week
- The sja1105-tool is a Linux userspace application for configuring the NXP SJA1105 Automotive Ethernet L2 switch.☆25Updated last year
- This is a wiki and code sharing for ZYNQ☆71Updated 8 years ago
- FreeRTOS/lwIP (XAPP1026) for Xilinx Zynq devices using Vivado 2016.1. This port is compatible with Xilinx Vivado 2016.1 and was tested on…☆14Updated 7 years ago
- ☆14Updated last week
- HNoCS: Modular Open-Source Simulator for Heterogeneous NoCs.☆11Updated last year
- development interface mil-std-1553b for system on chip☆19Updated 6 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆34Updated 7 years ago
- Verilog PCI express components☆18Updated last year
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆45Updated 3 years ago
- an abstraction layer across user-space Linux, baremetal, and RTOS environments☆24Updated last week
- ☆15Updated 4 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆32Updated last year
- The repository contains the design database and documentation for Electric Drives Demonstration Platform☆96Updated last year
- OpenEmbedded/Yocto layer for topic products. Contains BSP for Miami boards and Florida carriers.☆15Updated 8 months ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆16Updated 4 months ago
- An ethernet_switch prj for FPGA. Based on xilinx artix-7 FPGA.☆0Updated 4 months ago
- ☆14Updated last year
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆27Updated 7 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆20Updated 8 years ago
- OpenTSN3.4开源项目的新特性:(1)交换平面深度解耦,硬件代码由TSS(时间敏感交换),HCP(硬件控制点)和OSMAC(Opensync MAC)实现。(2)集成了Opensync开源实现,支持802.1AS和AS6802两种时间同步协议;(3)集成了TSN硬件仿…☆23Updated 2 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆89Updated 3 years ago
- Yocto/OE meta layer to add OpenAMP support to your BSP or distro☆51Updated 3 months ago
- This repository contains Embedded Linux kernel source code for Xilinx devices.☆20Updated last month