Alternatives and similar repositories for OpenAFDX:

Users that are interested in OpenAFDX are comparing it to the libraries listed below

• omnetpp-models / afdx
  Avionics Full-Duplex Switched Ethernet model for OMNeT++
  ☆13Updated 7 years ago
• redlab-i / wireshark-plugin-afdx
  AFDX protocol dissector for wireshark
  ☆14Updated 5 years ago
• Xilinx / open-amp
  ☆21Updated 2 months ago
• roy77 / Cameralink-LPC-FMC-Module
  ☆18Updated 9 years ago
• Aerotenna / APM_OcPoC_Zynq
  ☆13Updated 6 years ago
• adubey14 / arinc653emulator
  This code base contains a linux emulator for the ARINC-653 operating system services
  ☆19Updated 5 years ago
• Xilinx / libmetal
  an abstraction layer across user-space Linux, baremetal, and RTOS environments
  ☆24Updated 2 months ago
• benreynwar / fpga-sdrlib
  Verilog modules for software-defined radio.
  ☆18Updated 12 years ago
• fast-codesign / OpenTSN3.4
  OpenTSN3.4开源项目的新特性：（1）交换平面深度解耦，硬件代码由TSS（时间敏感交换），HCP（硬件控制点）和OSMAC（Opensync MAC）实现。（2）集成了Opensync开源实现，支持802.1AS和AS6802两种时间同步协议；（3）集成了TSN硬件仿…
  ☆26Updated 2 years ago
• artechedi / FreeRTOS-lwIP-Vivado-2016
  FreeRTOS/lwIP (XAPP1026) for Xilinx Zynq devices using Vivado 2016.1. This port is compatible with Xilinx Vivado 2016.1 and was tested on…
  ☆15Updated 7 years ago
• corundum / verilog-pcie
  Verilog PCI express components
  ☆21Updated last year
• OpenAutomationTechnologies / VHDL_IP-Cores
  ☆16Updated 4 years ago
• xupsh / Amp-zynq
  Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors
  ☆20Updated 9 years ago
• magro732 / OpenRIO
  Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
  ☆34Updated 7 years ago
• lewiz-support / LMAC_CORE2
  LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G
  ☆33Updated last year
• fpgadeveloper / ethernet-fmc-zynq-gem
  Example design for the Ethernet FMC using the hard GEMs of the Zynq
  ☆54Updated 2 months ago
• h-nasiri / Zynq-Linux-DMA
  DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.
  ☆38Updated 7 years ago
• Xilinx / meta-xilinx-tools
  Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.
  ☆56Updated last week
• codyps / wimax_ofdm
  Partial Verilog implimentation of a WiMAX OFDM Phy
  ☆18Updated 12 years ago
• imrickysu / ZYNQ-Cookbook
  This is a wiki and code sharing for ZYNQ
  ☆71Updated 8 years ago
• lvzhengde / tsn-soc
  用于时间敏感网络TSN(Time-Sensitive Network)的SoC设计
  ☆13Updated last month
• yanivbi / HNOCS
  HNoCS: Modular Open-Source Simulator for Heterogeneous NoCs.
  ☆10Updated 2 years ago
• sora / ovs-hw
  An open source hardware engine for Open vSwitch on FPGA
  ☆26Updated 12 years ago
• HMLAB / HM-CORE
  Open source zynq platform
  ☆18Updated 6 years ago
• analogdevicesinc / u-boot-xlnx
  The official Xilinx u-boot repository
  ☆15Updated last month
• corundum / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆18Updated last year
• takeshineshiro / fpga_fibre_scan
  本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…
  ☆25Updated 9 years ago
• MeshSr / ofs-hw
  OpenFlow Switch Hardware Implement Code
  ☆11Updated 9 years ago
• EngineeringSpirit / FreeLwIP-Nios-II
  FreeRTOS with LwIP integration in the Nios II EDS
  ☆19Updated 9 years ago
• lerwys / FPGA_PCIe_drivers
  FPGA_PCIe_drivers
  ☆13Updated 9 years ago