Alternatives and similar repositories for OpenAFDX:

Users that are interested in OpenAFDX are comparing it to the libraries listed below

• omnetpp-models / afdx
  Avionics Full-Duplex Switched Ethernet model for OMNeT++
  ☆14Updated 7 years ago
• redlab-i / wireshark-plugin-afdx
  AFDX protocol dissector for wireshark
  ☆14Updated 5 years ago
• naydden / afdx-network
  Network Calculus for end-to-end delay bounds of an AFDX network.
  ☆15Updated 4 years ago
• fast-codesign / OpenTSN1.0
  an opensource project to enable TSN research with FAST
  ☆35Updated 3 years ago
• artechedi / FreeRTOS-lwIP-Vivado-2016
  FreeRTOS/lwIP (XAPP1026) for Xilinx Zynq devices using Vivado 2016.1. This port is compatible with Xilinx Vivado 2016.1 and was tested on…
  ☆15Updated 8 years ago
• Xilinx / xen
  Xen
  ☆18Updated 4 months ago
• roy77 / Cameralink-LPC-FMC-Module
  ☆18Updated 9 years ago
• hakiri / openTSN
  ☆37Updated 4 years ago
• fast-codesign / OpenTSN3.2
  ☆21Updated 3 years ago
• UofT-HPRC / fpga-bpf
  A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark
  ☆48Updated 3 years ago
• magro732 / OpenRIO
  Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
  ☆34Updated 7 years ago
• OpenAutomationTechnologies / VHDL_IP-Cores
  ☆17Updated 4 years ago
• LVPGroup / arinc653model
  A complete Event-B specification of partitioning operating systems compliant with ARINC 653 (Part 1, Version 3)
  ☆9Updated 8 years ago
• lewiz-support / LMAC_CORE2
  LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G
  ☆33Updated 2 years ago
• MobiSense / Ziggo-Device
  Time sensitive network performance evaluation toolkit, based on Zynq7000 FPGA architecture.
  ☆22Updated 10 months ago
• benreynwar / fpga-sdrlib
  Verilog modules for software-defined radio.
  ☆18Updated 12 years ago
• HMLAB / HM-CORE
  Open source zynq platform
  ☆18Updated 6 years ago
• yanivbi / HNOCS
  HNoCS: Modular Open-Source Simulator for Heterogeneous NoCs.
  ☆10Updated 2 years ago
• fast-codesign / OpenTSN3.0
  an opensource project to enable TSN research
  ☆41Updated 2 years ago
• fast-codesign / OpenTSN3.4
  OpenTSN3.4开源项目的新特性：（1）交换平面深度解耦，硬件代码由TSS（时间敏感交换），HCP（硬件控制点）和OSMAC（Opensync MAC）实现。（2）集成了Opensync开源实现，支持802.1AS和AS6802两种时间同步协议；（3）集成了TSN硬件仿…
  ☆27Updated 2 years ago
• lvzhengde / tsn-soc
  用于时间敏感网络TSN(Time-Sensitive Network)的SoC设计
  ☆16Updated 3 months ago
• kole-huang / picorv32_soc
  picorv32_soc, simulation env, FPGA, boot code, RTOS
  ☆15Updated 6 years ago
• Xilinx / open-amp
  ☆21Updated 4 months ago
• codyps / wimax_ofdm
  Partial Verilog implimentation of a WiMAX OFDM Phy
  ☆18Updated 12 years ago
• corundum / verilog-pcie
  Verilog PCI express components
  ☆22Updated last year
• fpgadeveloper / ethernet-fmc-zynq-gem
  Example design for the Ethernet FMC using the hard GEMs of the Zynq
  ☆54Updated 4 months ago
• corundum / ethernet-switch
  Ethernet switch implementation written in Verilog
  ☆46Updated last year
• fpga-soc / mil-std-1553b-soc
  development interface mil-std-1553b for system on chip
  ☆21Updated 7 years ago
• AdriaanDeVos / tsn-hardware-testbed-802.1CB
  Contains configuration files and scripts to perform Time-Sensitive Networking tests on a hardware testbed. Specifically the IEEE 802.1CB …
  ☆11Updated 2 years ago
• MrVegetab1e / ethernet_switch
  An ethernet_switch prj for FPGA. Based on xilinx artix-7 FPGA.
  Updated 9 months ago