marzoul / riffaLinks
The RIFFA development repository (development fork)
☆9Updated 11 months ago
Alternatives and similar repositories for riffa
Users that are interested in riffa are comparing it to the libraries listed below
Sorting:
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- CNN accelerator☆27Updated 7 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- ☆58Updated 4 years ago
- FOS - FPGA Operating System☆68Updated 4 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 8 months ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆64Updated 8 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- understanding of cocotb (In Chinese Only)☆17Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆25Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- round robin arbiter☆74Updated 10 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆20Updated 6 months ago
- FGPU is a soft GPU architecture general purpose computing☆57Updated 4 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- ☆65Updated 6 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Engineering Program on RTL Design for FPGA Accelerator☆29Updated 4 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆68Updated 9 months ago
- Caffe to VHDL☆67Updated 4 years ago