Angelic47 / PaskiSoC
PaserTech PaskiSoC 一个低成本的riscv soc实现, 支持32bit linux with mmu
☆17Updated 2 years ago
Alternatives and similar repositories for PaskiSoC:
Users that are interested in PaskiSoC are comparing it to the libraries listed below
- As a salute to the guy who inspired me to become EE engineer. This is the RTL version of his homebrew CPU core (KC-LS1u)☆16Updated last year
- AGM bitstream utilities and decoded files from Supra☆42Updated 11 months ago
- Kendryte flash utility for Windows☆34Updated 5 years ago
- A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.☆12Updated 4 years ago
- 能够运行在单片机上的可编程软波表合成器☆46Updated 3 years ago
- ☆25Updated 3 years ago
- A module for TBT3☆32Updated last year
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆26Updated last year
- CH55x USB to JTAG bridge☆130Updated 6 months ago
- Yet another free 8051 FPGA core☆33Updated 6 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 3 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆30Updated 3 years ago
- ☆24Updated 6 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆49Updated 8 months ago
- YuzukiNezha D1s is a SOM based on Allwinner D1s☆15Updated 3 years ago
- The demo projects for Allwinner D1 SBC☆24Updated 3 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆99Updated 3 years ago
- sipeed opensource mechanical keyboard make with BL706☆68Updated 2 years ago
- build mainline SBI and Linux for allwinner D1 nezha board☆10Updated 3 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库!☆11Updated 10 months ago
- SyterKit is a baremetal framework, As bootloader, MPU framework, Running on SRAM☆110Updated this week
- Binary blob for Anlogic USB-JTAG adapter (temporary), We should figure out much better solution next year.☆18Updated 6 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆48Updated 6 months ago
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆78Updated 3 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆13Updated last year
- A lightweight IDE that supports verilog simulation and RISC-V code compilation☆52Updated 2 years ago
- Mainline-friendly SPL for D1☆34Updated 2 years ago
- Kendryte K230 SDK Docs☆100Updated 4 months ago
- 蚂蚁S9矿板移植pynq2.5☆26Updated 4 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago