facebookresearch / AutoCATLinks
AutoCAT: Reinforcement Learning for Automated Exploration of Cache-Timing Attacks
☆46Updated 2 years ago
Alternatives and similar repositories for AutoCAT
Users that are interested in AutoCAT are comparing it to the libraries listed below
Sorting:
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆26Updated 2 months ago
- ☆87Updated 2 years ago
- CleanupSpec (MICRO-2019)☆16Updated 4 years ago
- ☆36Updated 6 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- ☆13Updated 4 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 6 months ago
- ☆19Updated 3 years ago
- ☆25Updated 2 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆16Updated 4 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆17Updated 2 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- ☆93Updated last year
- ☆35Updated 4 years ago
- MIRAGE (USENIX Security 2021)☆13Updated last year
- Code repository for Coppelia tool☆23Updated 4 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆21Updated 6 months ago
- New Cache implementation using Gem5☆13Updated 11 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- ☆114Updated 2 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆23Updated last year
- HW interface for memory caches☆28Updated 5 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆22Updated 3 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆69Updated 5 months ago
- ☆33Updated 2 years ago
- PoC for Paper: BunnyHop Exploiting the Instruction Prefetcher (USENIX Security 2023)☆12Updated 2 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- Reload+Refresh PoC☆15Updated 5 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆54Updated 6 years ago