facebookresearch / AutoCAT
AutoCAT: Reinforcement Learning for Automated Exploration of Cache-Timing Attacks
☆44Updated last year
Alternatives and similar repositories for AutoCAT
Users that are interested in AutoCAT are comparing it to the libraries listed below
Sorting:
- ☆9Updated 2 years ago
- ☆80Updated 2 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆21Updated 2 years ago
- ☆12Updated 4 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- ☆17Updated 3 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆17Updated last year
- HW interface for memory caches☆26Updated 5 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆19Updated 4 years ago
- ☆19Updated 2 years ago
- ☆24Updated 2 years ago
- ☆11Updated last year
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 7 months ago
- ☆17Updated 2 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Updated 4 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆23Updated last year
- ☆84Updated 11 months ago
- Security Test Benchmark for Computer Architectures☆21Updated 2 months ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆83Updated 8 months ago
- MIRAGE (USENIX Security 2021)☆13Updated last year
- ☆31Updated 3 years ago
- ☆11Updated 2 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆18Updated last year
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆66Updated last month
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- Proof of concept code for the BranchSpec exploit.☆9Updated 2 years ago