0xADE1A1DE / BunnyHopLinks
PoC for Paper: BunnyHop Exploiting the Instruction Prefetcher (USENIX Security 2023)
☆12Updated last year
Alternatives and similar repositories for BunnyHop
Users that are interested in BunnyHop are comparing it to the libraries listed below
Sorting:
- ☆9Updated 2 years ago
- Proof-of-concept implementation for the paper "Reviving Meltdown 3a" (ESORICS 2023)☆15Updated last year
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 4 years ago
- Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…☆26Updated last year
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- ☆25Updated 2 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆68Updated 3 months ago
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- Code for the CCS 2022 paper "Microarchitectural Leakage Templates and Their Application to Cache-Based Side Channels".☆15Updated 2 years ago
- ☆18Updated 2 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆21Updated last year
- The open-source component of Prime+Scope, published at CCS 2021☆32Updated last year
- Microscope: Enabling Microarchitectural Replay Attacks☆19Updated 5 years ago
- ☆25Updated last year
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆36Updated 2 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆22Updated 4 months ago
- HW interface for memory caches☆28Updated 5 years ago
- Proof of concept code for the BranchSpec exploit.☆9Updated 3 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆52Updated 5 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆21Updated 2 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- ☆19Updated 3 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆48Updated 6 years ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆25Updated 3 months ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆34Updated 5 years ago
- ☆109Updated 2 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago
- The MIT Sanctum processor top-level project☆29Updated 5 years ago
- Rage Against The Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks☆21Updated 4 years ago