0xADE1A1DE / BunnyHop
PoC for Paper: BunnyHop Exploiting the Instruction Prefetcher (USENIX Security 2023)
☆12Updated last year
Alternatives and similar repositories for BunnyHop:
Users that are interested in BunnyHop are comparing it to the libraries listed below
- ☆9Updated 2 years ago
- Proof-of-concept implementation for the paper "Reviving Meltdown 3a" (ESORICS 2023)☆14Updated last year
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago
- Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…☆25Updated last year
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆19Updated 4 years ago
- ☆105Updated 2 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆65Updated last month
- ☆24Updated 2 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆30Updated last year
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆22Updated last month
- Rage Against The Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks☆21Updated 3 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 2 years ago
- ☆24Updated last year
- GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/☆39Updated 5 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆21Updated 2 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆57Updated 3 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆34Updated 4 years ago
- The MIT Sanctum processor top-level project☆28Updated 5 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆18Updated last year
- Implementation for the DIMVA'22 paper "Branch Different - Spectre Attacks on Apple Silicon"☆27Updated 2 years ago
- Fuzzer that searches for vulnerabilities like Spectre and Meltdown in CPUs☆42Updated 2 years ago
- ☆17Updated 2 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆24Updated last year
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆35Updated 2 years ago
- ☆23Updated 2 months ago
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago
- MIRAGE (USENIX Security 2021)☆13Updated last year