0xADE1A1DE / BunnyHop
PoC for Paper: BunnyHop Exploiting the Instruction Prefetcher (USENIX Security 2023)
☆12Updated last year
Alternatives and similar repositories for BunnyHop:
Users that are interested in BunnyHop are comparing it to the libraries listed below
- Proof-of-concept implementation for the paper "Reviving Meltdown 3a" (ESORICS 2023)☆14Updated last year
- ☆9Updated 2 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago
- Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…☆25Updated last year
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- ☆103Updated 2 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆18Updated last year
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆61Updated 3 weeks ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆21Updated 2 years ago
- ☆24Updated 2 years ago
- ☆24Updated last year
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆35Updated 2 years ago
- HW interface for memory caches☆26Updated 4 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆30Updated last year
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆16Updated last month
- ☆17Updated 2 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆28Updated last year
- MIRAGE (USENIX Security 2021)☆12Updated last year
- Microscope: Enabling Microarchitectural Replay Attacks☆19Updated 4 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 4 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆50Updated 5 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆19Updated last month
- GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/☆37Updated 5 years ago
- ☆16Updated last year
- Open source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆22Updated last week
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆32Updated 4 years ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆24Updated 11 months ago
- Tool for testing and finding minimal eviction sets☆99Updated 3 years ago
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆61Updated 8 months ago