LimeSDR XTRX gateware project.
☆22Jan 20, 2026Updated 7 months ago
Alternatives and similar repositories for LimeSDR-XTRX_GW
Users that are interested in LimeSDR-XTRX_GW are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆53Jun 15, 2026Updated 2 months ago
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 4 months ago
- LiteX-based gateware for LimeSDR boards.☆22Updated this week
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- ☆15Dec 1, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- LiteX Accelerator Block for GNU Radio☆23Feb 6, 2022Updated 4 years ago
- Schoko Computer☆11Jun 7, 2023Updated 3 years ago
- ERASynth Micro Documentation☆16Nov 21, 2019Updated 6 years ago
- Apache NuttX RTOS on FPGA☆16Feb 20, 2024Updated 2 years ago
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆45Sep 12, 2022Updated 3 years ago
- Demonstration of the YoWASP toolchain being used with Visual Studio Code to program a Radiona ULX3S board☆11Jan 1, 2024Updated 2 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 5 years ago
- ☆11Dec 2, 2021Updated 4 years ago
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆110Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Si5351 Arduino Controlled GPS Corrected VFO (QEX July/August 2015)☆18Sep 28, 2025Updated 11 months ago
- ERASynth Micro Arduino Firmware☆17Dec 10, 2020Updated 5 years ago
- A simple JPEG2000 hardware encoder☆29Sep 29, 2020Updated 5 years ago
- ☆10Jun 26, 2025Updated last year
- ☆17Apr 7, 2022Updated 4 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 4 years ago
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 6 months ago
- Binary Decompilation of the Polo G40 Digifant-1 Controller☆12Oct 21, 2018Updated 7 years ago
- 360nosc0pe Yocto build environment☆13Aug 27, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- LimeRFE hardware design☆28Jul 17, 2026Updated last month
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated last year
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 3 years ago
- Files and documentation for Pico-Dirty-Blaster Workshop☆20Jun 21, 2025Updated last year
- sigrok_slogic☆22Apr 15, 2025Updated last year
- XTRX LiteX/LitePCIe based design for Julia Computing☆27Mar 11, 2024Updated 2 years ago
- ☆15Oct 2, 2023Updated 2 years ago
- Technical analysis of AERIS-10 10.5 GHz phased array radar - Range calculations, BOM validation, manufacturing assessment☆18Mar 15, 2026Updated 5 months ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Unit testing for cocotb☆11Aug 6, 2023Updated 3 years ago
- FPGA digital camera controller and frame capture device in VHDL☆15Feb 11, 2013Updated 13 years ago
- آپلودر پایتونی برای uupload.ir با پشتیبانی از لینک مستقیم.☆17Mar 22, 2025Updated last year
- FPD-Link III Hardware compatible with Raspberry Pi Camera and Raspberry Pi CSI connector.☆56Jul 8, 2026Updated last month
- ☆22Mar 13, 2019Updated 7 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆57Aug 1, 2026Updated 3 weeks ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago