myriadrf / LimeSDR-XTRX_GW

Related projects ⓘ

Alternatives and complementary repositories for LimeSDR-XTRX_GW

• Victoromoniyi / gr-litex
  LiteX Accelerator Block for GNU Radio
  ☆24Updated 2 years ago
• myriadrf / LimeSDR-XTRX
  ☆30Updated 2 months ago
• loxodes / phasenoise
  Prototype phase noise analyzer
  ☆17Updated 3 years ago
• 360nosc0pe / scope
  Siglent SDS1x0xX-E FPGA bitstreams
  ☆40Updated last year
• embedinn / iotSDR
  GitHub Repository for iotSDR open source material
  ☆30Updated 8 months ago
• myriadrf / LimeADPD
  Lime Adaptive Digital Predistortion
  ☆23Updated 11 months ago
• laurencebarker / Saturn
  Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM
  ☆33Updated this week
• emeb / rpi_rxadc
  An SDR for Raspberry Pi
  ☆34Updated 4 years ago
• tgingold / OpenTDC
  Time to Digital Converter (TDC)
  ☆27Updated 3 years ago
• litex-hub / litespi
  Small footprint and configurable SPI core
  ☆39Updated this week
• j-marjanovic / ocs-tray-mezzanine-adapter
  PCIe adapter for an FPGA accelerator for Open CloudServer
  ☆21Updated 4 years ago
• rprinz08 / arty-s7-multinic
  ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface
  ☆13Updated 3 years ago
• hamsternz / MMCM_GPSDO
  An all-digital GPS disciplined oscillator using MMCM phase shift.
  ☆27Updated 2 years ago
• SMB784 / SQRL_quickstart
  Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs
  ☆62Updated 2 years ago
• cbalint13 / e-verest
  EVEREST: e-Versatile Research Stick for peoples
  ☆35Updated last year
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆40Updated last month
• yrrapt / caravel_amsat_txrx_ic
  ☆29Updated 3 years ago
• oscimp / oscimpDigital
  OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing
  ☆49Updated this week
• smunaut / iua
  ice40 USB Analyzer
  ☆57Updated 4 years ago
• stnolting / fpga_torture
  🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.
  ☆29Updated 2 years ago
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆51Updated last year
• enjoy-digital / litex-acorn-baseboard
  LiteX development baseboards arround the SQRL Acorn.
  ☆57Updated 6 months ago
• hydrausb3 / wch-ch569-serdes
  WCH CH569 SerDes Reverse Engineering
  ☆25Updated 2 years ago
• openXC7 / toolchain-nix
  Nix flake for openXC7
  ☆26Updated 2 months ago
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆31Updated 2 years ago
• openXC7 / xc7k325t-blinky-nextpnr
  ☆43Updated last year
• westonb / open-pmic
  A current mode buck converter on the SKY130 PDK
  ☆26Updated 3 years ago
• alexforencich / pin-uart
  FPGA board-level debugging and reverse-engineering tool
  ☆29Updated last year
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆50Updated last year
• amaranth-farm / amlib
  assorted library of utility cores for amaranth HDL
  ☆81Updated last month