SRB2149 / SR-1_SoC
A simple 16bit system-on-chip (SoC) consisting of a CPU and GPU
☆13Updated this week
Alternatives and similar repositories for SR-1_SoC:
Users that are interested in SR-1_SoC are comparing it to the libraries listed below
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆163Updated 2 weeks ago
- FPGA Logic Analyzer and GUI☆124Updated 2 years ago
- ☆92Updated last year
- Examples for the Lushay Labs tang nano 9k series☆108Updated 10 months ago
- Example LED blinking project for your FPGA dev board of choice☆175Updated 2 months ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆147Updated 3 years ago
- ☆69Updated 8 months ago
- Vivado and PetaLinux projects for Zynq EBAZ4205 Board☆79Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆167Updated last year
- Multi-platform nightly builds of open source FPGA tools☆295Updated 3 years ago
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆138Updated 3 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆122Updated last month
- Example designs showing different ways to use F4PGA toolchains.☆275Updated last year
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆43Updated last year
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆276Updated this week
- ☆108Updated 2 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆125Updated 3 years ago
- ☆170Updated 2 years ago
- ☆35Updated last year
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆58Updated 5 months ago
- LiteX boards files☆402Updated last week
- SoC based on VexRiscv and ICE40 UP5K☆156Updated last month
- An open-source HDL register code generator fast enough to run in real time.☆60Updated this week
- A wishbone controlled scope for FPGA's☆81Updated last year
- ☆9Updated 3 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆249Updated last year
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆116Updated 4 years ago
- Simple UART controller for FPGA written in VHDL☆98Updated 3 years ago
- VHDL library 4 FPGAs☆176Updated this week
- Pipelined RISC-V RV32I Core in Verilog☆38Updated 2 years ago