SRB2149 / SR-1_SoCLinks
A simple 16bit system-on-chip (SoC) consisting of a CPU and GPU
☆30Updated 7 months ago
Alternatives and similar repositories for SR-1_SoC
Users that are interested in SR-1_SoC are comparing it to the libraries listed below
Sorting:
- Example LED blinking project for your FPGA dev board of choice☆189Updated 3 weeks ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆177Updated this week
- Doom classic port to lightweight RISC‑V☆104Updated 3 years ago
- All code found on nandland is here. underconstruction.gif☆355Updated 3 years ago
- ☆191Updated 3 years ago
- ☆115Updated 2 years ago
- Open-source RISC-V microcontroller for embedded and FPGA applications☆189Updated this week
- Pipelined RISC-V RV32I Core in Verilog☆41Updated 2 years ago
- CoreScore☆171Updated last month
- A simple RISC-V processor for use in FPGA designs.☆283Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Updated last year
- ☆77Updated last year
- Silicon Layout Wizard☆194Updated 3 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆186Updated last year
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆95Updated 7 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆458Updated this week
- Documentation for Chinese ALTERA Cyclone IV EP4CE6 FPGA Development Board☆142Updated 3 years ago
- Learn how to build our own RV32I(M) core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial wit…☆319Updated this week
- A simple RISC V core for teaching☆198Updated 4 years ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 4 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆694Updated this week
- Waveform Viewer Extension for VScode☆305Updated this week
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆165Updated 4 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆308Updated last year
- IceChips is a library of all common discrete logic devices in Verilog☆154Updated 3 months ago
- A list of resources related to the open-source FPGA projects☆435Updated 3 years ago
- A simple, basic, formally verified UART controller☆319Updated last year
- Arduino compatible Risc-V Based SOC☆159Updated last year
- Example designs showing different ways to use F4PGA toolchains.☆282Updated last year