Alternatives and similar repositories for PongGameVHDL

Users that are interested in PongGameVHDL are comparing it to the libraries listed below

• FPGADude / Digital-Design
  Verilog HDL files
  ☆144Updated last year
• sarthak268 / Embedded_Logic_and_Design
  This repository contains all labs done as a part of the Embedded Logic and Design course.
  ☆23Updated 7 years ago
• emrealci / FPGA-Verilog
  Practices related to the fundamental level of the programming language Verilog.
  ☆11Updated 2 years ago
• tomas-fryza / vhdl-labs
  VHDL course at Brno University of Technology
  ☆113Updated last month
• mbaykenar / apis_anatolia
  "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.
  ☆103Updated last year
• MadLittleMods / VHDL-Pong
  Straightforward Pong Game written in VHDL. Scoring and Multiplayer
  ☆20Updated 9 years ago
• Marco-Winzker / NN_RGB_FPGA
  FPGA Design of a Neural Network for Color Detection
  ☆76Updated 4 months ago
• cea-wind / hls_ldpc_dec
  Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..
  ☆38Updated 6 years ago
• TheSUPERCD / 8bit_MicroComputer_Verilog
  This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…
  ☆57Updated 2 years ago
• aseddin / ece_3300
  ECE 3300 HDL Code
  ☆46Updated 2 years ago
• Digilent / Basys3
  ☆95Updated 3 years ago
• ivanvig / 2dconv-FPGA
  A 2D convolution hardware implementation written in Verilog
  ☆46Updated 4 years ago
• nanamake / r22sdf
  Pipeline FFT Implementation in Verilog HDL
  ☆120Updated 6 years ago
• mongrelgem / Verilog-Adders
  Implementing Different Adder Structures in Verilog
  ☆70Updated 5 years ago
• sumukhathrey / Verilog_ASIC_Design
  Verilog for ASIC Design
  ☆28Updated 3 years ago
• matt-alencar / fpga-uart-tx-rx
  Basic UART TX/RX module for FPGA
  ☆31Updated 6 years ago
• neelkshah / MIPS-Processor
  5-stage pipelined 32-bit MIPS microprocessor in Verilog
  ☆128Updated 5 years ago
• D-curs-D / Inverter-design-and-analysis-using-sky130pdk
  Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools
  ☆110Updated 3 years ago
• bogini / Pong
  Pong game on an FPGA in Verilog.
  ☆57Updated 13 years ago
• biren15 / Design-and-Verification-of-LDPC-Decoder
  - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …
  ☆50Updated 7 years ago
• michaelehab / AES-Verilog
  Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL
  ☆101Updated 2 years ago
• AhmedAalaaa / 32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm
  This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…
  ☆54Updated last year
• Gowtham1729 / Image-Processing
  Image Processing Toolbox in Verilog using Basys3 FPGA
  ☆203Updated last month
• snbk001 / Verilog-Design-Examples
  Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…
  ☆130Updated last year
• koraykarakurt / FPGA-from-Zero-to-Hero
  Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)
  ☆34Updated 2 months ago
• Tooba12322 / RTL_Designs
  ☆12Updated 7 months ago
• HDLForBeginners / Examples
  ☆94Updated last year
• ShichenQiao / ECE554_SP23_FPGA_Handwriting_Recognition
  Senior Design Project at UW-Madison ECE
  ☆15Updated 2 years ago
• AngeloJacobo / FPGA_OV7670_Camera_Interface
  Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps
  ☆64Updated 3 years ago
• AngeloJacobo / RISC-V
  Design implementation of the RV32I Core in Verilog HDL with Zicsr extension
  ☆96Updated last year