jameszampa / ECE-570-ImplementationView external linksLinks
Implementation from Quantization and Training of Neural Networks for Efficient Integer-Arithmetic-Only Inference
☆12Feb 5, 2020Updated 6 years ago
Alternatives and similar repositories for ECE-570-Implementation
Users that are interested in ECE-570-Implementation are comparing it to the libraries listed below
Sorting:
- PyTorch implementation of "Quantization and Training of Neural Networks for Efficient Integer-Arithmetic-Only Inference"☆56Aug 17, 2019Updated 6 years ago
- The PyTorch Implementation of F-ConvNet for 3D Object Detection☆27Dec 31, 2020Updated 5 years ago
- Automotive S32 U-Boot☆11Nov 27, 2025Updated 2 months ago
- ☆13Jan 22, 2026Updated 3 weeks ago
- Removing noise from scanned noisy Office documents using Convolutional Denoising Autoencoder☆10Apr 27, 2020Updated 5 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- SIMPLER MAGIC: Synthesis and In-memory MaPping of Logic Execution in a single Row for Memristor Aided loGIC☆12Dec 5, 2019Updated 6 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆11Mar 20, 2023Updated 2 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆13Jul 17, 2023Updated 2 years ago
- ☆10Oct 18, 2024Updated last year
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆15Nov 18, 2025Updated 2 months ago
- mechatronics firmware☆13Apr 14, 2025Updated 10 months ago
- My implementation of various Machine Learning algorithms. You are welcome to contribute☆10Oct 14, 2019Updated 6 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago
- PyTorch Quantization Framework For OCP MX Datatypes.☆16May 30, 2025Updated 8 months ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 6 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- Code repository for my articles on blogs.embarcadero.com and pythongui.org.☆13Feb 6, 2025Updated last year
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- GraphCNN + LSTM for city-level parking prediction☆10Apr 21, 2019Updated 6 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- Some of the fastest decoding range-based Asymetric Numeral Systems (rANS) codecs for x64☆19Sep 3, 2024Updated last year
- ☆11Jan 21, 2019Updated 7 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last week
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Oct 7, 2016Updated 9 years ago
- ☆12Mar 13, 2011Updated 14 years ago
- Official code base of the BEVDet series .☆11Oct 9, 2022Updated 3 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆13May 6, 2020Updated 5 years ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Aug 24, 2024Updated last year