Hyf338 / Gesture_control_of_smart_carView external linksLinks
毕业设计：基于手势控制的智能体感遥控车设计 [UCOOS && MPU9250 && PID]
☆15Jan 13, 2021Updated 5 years ago
Alternatives and similar repositories for Gesture_control_of_smart_car
Users that are interested in Gesture_control_of_smart_car are comparing it to the libraries listed below
Sorting:
- ☆16Apr 21, 2019Updated 6 years ago
- ☆11May 31, 2016Updated 9 years ago
- 51单片机课程设计，波形发生器☆10Jan 16, 2019Updated 7 years ago
- 一个基于微信小程序和STM32的智能药盒管理系统，帮助用户管理用药计划、连接智能硬件设备，并提供监护人远程监护功能。☆25Apr 29, 2025Updated 9 months ago
- 基于STM32单片机心率脉搏监测健康运动计步系统设计毕业源码案例设计☆53May 2, 2023Updated 2 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- Aiwac智能药盒微信小程序☆10Sep 13, 2021Updated 4 years ago
- 基于嵌入式平台ARM Linux的新冠肺炎疫情监控平台，支持米尔YA157C开发板+7寸(1024*600) IPS显示屏，支持周立功IMX287A开发套件4.3寸显示屏，Qt 4和Qt 5兼容。☆35Mar 29, 2020Updated 5 years ago
- 200W 铝基板加热台控制器，具备PID控制，PWM输出，卡尔曼滤波☆11Oct 30, 2022Updated 3 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- 8.6.基于stm32单片机智能宠物投喂器宠物喂养设计 （定时器+PCB）-毕业源码案例设计☆32Mar 11, 2025Updated 11 months ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago
- 利用C语言和单片机开发了一个自己设计的智能指纹密码锁。包含了PCB图纸; Developed a self-designed smart fingerprint combination lock using C language and microcontroller. P…☆11Sep 3, 2022Updated 3 years ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- a simple pingpong buffer test☆12Feb 11, 2015Updated 11 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Node-Red node for M-Bus protocol☆12Sep 18, 2025Updated 4 months ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 7 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- ☆10Aug 15, 2019Updated 6 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！☆16May 9, 2024Updated last year
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆10Aug 23, 2017Updated 8 years ago
- 本项目为控制42,57两个步进电机，带动齿轮，进行上下左右转动，四个限位金属传感器限制位置。☆17Jul 12, 2021Updated 4 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- GPS&BD2卫星导航系统模拟信号源☆11Aug 6, 2015Updated 10 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- Android multi-serialport library☆12Jan 26, 2024Updated 2 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- Open BOM Manage System☆15Dec 27, 2020Updated 5 years ago
- ☆13Apr 1, 2017Updated 8 years ago
- 基于dlt698协议开发反窃电终端后台/上位机软件☆10Dec 12, 2020Updated 5 years ago
- The SQLite amalgamation - Auto updated using cron job.☆11Jan 10, 2026Updated last month