universecool / mobilenetLinks
C++ implementation of inference of mobilenet
☆17Updated 5 years ago
Alternatives and similar repositories for mobilenet
Users that are interested in mobilenet are comparing it to the libraries listed below
Sorting:
- ☆21Updated 6 years ago
- A Winograd based kernel for convolutions in deep learning framework☆15Updated 7 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆15Updated 2 years ago
- Implementing CNN code in CUDA and OpenCL to evaluate its performance on NVIDIA GPUs, AMD GPUs, and an FPGA platform.☆53Updated 8 years ago
- ☆30Updated 2 years ago
- Explained QNNPACK Implementation☆20Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆20Updated 7 years ago
- Accelerating DNN inference and training on Zynq☆15Updated 4 years ago
- This is an implementation of YOLO using LSQ network quantization method.☆23Updated 3 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- Traffic-Sign-Reognition☆12Updated 4 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆51Updated 2 years ago
- ☆44Updated 5 years ago
- ☆33Updated 6 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- MTCNN with convolution reprogramed in c☆14Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 6 years ago
- LeNet-5,Use C Program Language Without Any 3rd Library☆74Updated 8 years ago
- ☆19Updated 7 years ago
- Caffe to VHDL☆67Updated 4 years ago
- ☆143Updated 6 years ago
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Updated 6 years ago
- ☆14Updated 5 years ago
- "Forked" from Xilinx/Edge-AI-Platform-Tutorials☆17Updated 5 years ago
- ☆45Updated 5 years ago
- ONNX converter and optimizer scirpts for Kneron hardware.☆39Updated last year
- verilog CNN generator for FPGA☆34Updated 4 years ago