Alternatives and similar repositories for Logisim-CPU-processor

Users that are interested in Logisim-CPU-processor are comparing it to the libraries listed below

• lajanugen / 8051
  FPGA implementation of the 8051 Microcontroller (Verilog)
  ☆48Updated 10 years ago
• vivianliu / Logisim-Processor
  Designing a 32-bit MIPS CPU in Logisim
  ☆11Updated 13 years ago
• librecores / gsoc-museum-edsac
  GSoC 2017: Museum on FPGA - EDSAC
  ☆9Updated 7 years ago
• dag10 / Logisim_CPU
  Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…
  ☆12Updated 8 years ago
• YuguangTong / 32-bit-CPU
  Design with Logisim a 32-bit two-cycle processor
  ☆9Updated 10 years ago
• xesscorp / XuLA
  Everything to do with the XuLA FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.
  ☆37Updated 11 years ago
• zhangly / azpr_cpu
  用Altera FPGA芯片自制CPU
  ☆41Updated 10 years ago
• PulseRain / Reindeer_Step
  Reindeer Soft CPU for Step CYC10 FPGA board
  ☆27Updated 4 years ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆76Updated last month
• freecores / sparc64soc
  OpenSPARC-based SoC
  ☆68Updated 10 years ago
• chsasank / ARM7
  Implemetation of pipelined ARM7TDMI processor in Verilog
  ☆90Updated 7 years ago
• silverjam / VHDL
  VHDL Samples
  ☆68Updated 12 years ago
• qmn / riscv-invicta
  A simple RISC-V core, described with Verilog
  ☆26Updated 12 years ago
• dkilfoyle / logic2
  Digital Logic Simulator
  ☆31Updated 4 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• olgirard / openmsp430
  The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.
  ☆64Updated 7 years ago
• freecores / arm4u
  ARM4U
  ☆35Updated 10 years ago
• fjcamillo / Neural-Representation-of-Logic-Functions
  Creating Logic Functions [AND, OR, NOT, XNOR, XOR, NAND, etc] using Neural Network
  ☆17Updated 5 years ago
• higuoxing / node-ngspice
  A frontend for NgSpice. (Archived and no longer maintained)
  ☆24Updated 6 years ago
• PulseRain / Arduino_RISCV_IDE
  PulseRain RISC-V board manager package for Arduino IDE
  ☆13Updated 3 years ago
• firesim / aws-fpga-firesim
  AWS Shell for FireSim
  ☆13Updated 7 months ago
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆115Updated 2 years ago
• PulseRain / Rattlesnake
  PulseRain Rattlesnake - RISCV RV32IMC Soft CPU
  ☆34Updated 5 years ago
• risclite / ARM9-compatible-soft-CPU-core
  This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…
  ☆85Updated 4 years ago
• freecores / 8051
  8051 core
  ☆107Updated 10 years ago
• FOSSEE / Online-NgSpice-Simulator
  Simulate ngSpice netlist on Web
  ☆16Updated 8 years ago
• AngelTerrones / Algol
  A RISC-V CPU (Outdated: using priviledge v1.7)
  ☆25Updated 6 years ago
• wuhanstudio / picorv32_tang
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆28Updated last year
• freecores / mcs-4
  4004 CPU and MCS-4 family chips
  ☆41Updated 10 years ago
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆41Updated 6 years ago