Alternatives and similar repositories for Logisim-CPU-processor:

Users that are interested in Logisim-CPU-processor are comparing it to the libraries listed below

• YuguangTong / 32-bit-CPU
  Design with Logisim a 32-bit two-cycle processor
  ☆9Updated 9 years ago
• wuhanstudio / picorv32_tang
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆26Updated last year
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆72Updated 4 months ago
• PulseRain / Reindeer_Step
  Reindeer Soft CPU for Step CYC10 FPGA board
  ☆27Updated 4 years ago
• dag10 / Logisim_CPU
  Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…
  ☆12Updated 8 years ago
• dlitz / openmsp430
  openMSP430 CPU core (from OpenCores)
  ☆22Updated 2 years ago
• mortie / CPU-16
  Logisim CPU.
  ☆31Updated 2 years ago
• lajanugen / 8051
  FPGA implementation of the 8051 Microcontroller (Verilog)
  ☆47Updated 10 years ago
• altera-opensource / linux-refdesigns
  Source code for reference designs applications
  ☆22Updated 9 months ago
• freecores / 8051
  8051 core
  ☆101Updated 10 years ago
• FOSSEE / Online-NgSpice-Simulator
  Simulate ngSpice netlist on Web
  ☆15Updated 8 years ago
• zylin / Verilog_VCD
  https://pypi.python.org/pypi/Verilog_VCD
  ☆22Updated 7 years ago
• yuxincs / MIPS-CPU
  A Simulative MIPS CPU running on Logisim.
  ☆127Updated 2 years ago
• risclite / ARM9-compatible-soft-CPU-core
  This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…
  ☆77Updated 4 years ago
• wuhanstudio / picorv32_EG4S20
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆12Updated last year
• emb-riscv / specs-markdown
  The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.
  ☆27Updated 2 years ago
• zhangly / azpr_cpu
  用Altera FPGA芯片自制CPU
  ☆39Updated 10 years ago
• vivianliu / Logisim-Processor
  Designing a 32-bit MIPS CPU in Logisim
  ☆11Updated 13 years ago
• PulseRain / Mustang
  Top level of PulseRain M10 RTL design
  ☆13Updated 6 years ago
• Xilinx / gcc
  Upstream gcc + xilinx branches
  ☆18Updated 10 years ago
• silverjam / VHDL
  VHDL Samples
  ☆66Updated 11 years ago
• freecores / sparc64soc
  OpenSPARC-based SoC
  ☆61Updated 10 years ago
• higuoxing / node-ngspice
  A frontend for NgSpice. (Archived and no longer maintained)
  ☆24Updated 5 years ago
• Toms42 / logisim-RISC-V-CPU
  ☆21Updated 7 years ago
• fjcamillo / Neural-Representation-of-Logic-Functions
  Creating Logic Functions [AND, OR, NOT, XNOR, XOR, NAND, etc] using Neural Network
  ☆17Updated 5 years ago
• riscvarchive / riscv-newlib
  RISC-V port of newlib
  ☆97Updated 2 years ago
• firesim / aws-fpga-firesim
  AWS Shell for FireSim
  ☆12Updated 2 months ago
• schoeberl / lipsi
  Lipsi: Probably the Smallest Processor in the World
  ☆82Updated 9 months ago
• SimpleCPU / SimpleCPU
  An open source CPU design and verification platform for academia
  ☆93Updated 4 years ago