Alternatives and similar repositories for Logisim-CPU-processor

Users that are interested in Logisim-CPU-processor are comparing it to the libraries listed below

• dag10 / Logisim_CPU
  Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…
  ☆10Updated 9 years ago
• higuoxing / node-ngspice
  A frontend for NgSpice. (Archived and no longer maintained)
  ☆25Updated 6 years ago
• PulseRain / Reindeer_Step
  Reindeer Soft CPU for Step CYC10 FPGA board
  ☆27Updated 5 years ago
• lajanugen / 8051
  FPGA implementation of the 8051 Microcontroller (Verilog)
  ☆53Updated 11 years ago
• FOSSEE / Online-NgSpice-Simulator
  Simulate ngSpice netlist on Web
  ☆16Updated 9 years ago
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆115Updated 2 years ago
• freecores / arm4u
  ARM4U
  ☆34Updated 11 years ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆77Updated 9 months ago
• ilg-archived / riscv-none-gcc
  The GNU MCU Eclipse RISC-V Embedded GCC
  ☆79Updated 6 years ago
• jerry-jho / pyriscv
  A RISCV Emulator written in Python
  ☆46Updated 3 years ago
• firesim / aws-fpga-firesim
  AWS Shell for FireSim
  ☆13Updated last year
• wuhanstudio / picorv32_tang
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆29Updated 2 years ago
• chsasank / ARM7
  Implemetation of pipelined ARM7TDMI processor in Verilog
  ☆94Updated 7 years ago
• AleksandarKostovic / Riscy-SoC
  Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
  ☆81Updated 6 years ago
• dlitz / openmsp430
  openMSP430 CPU core (from OpenCores)
  ☆22Updated 3 years ago
• illustris / FreeRTOS-RISCV
  A port of FreeRTOS for the RISC-V ISA
  ☆79Updated 6 years ago
• Xilinx / gcc
  Upstream gcc + xilinx branches
  ☆18Updated 11 years ago
• jbush001 / PASC
  Parallel Array of Simple Cores. Multicore processor.
  ☆99Updated 6 years ago
• riscvarchive / riscv-newlib
  RISC-V port of newlib
  ☆102Updated 3 years ago
• risclite / ARM9-compatible-soft-CPU-core
  This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…
  ☆91Updated 5 years ago
• SymbiFlow / vtr-verilog-to-routing
  SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆38Updated last year
• zylin / Verilog_VCD
  https://pypi.python.org/pypi/Verilog_VCD
  ☆22Updated 8 years ago
• freecores / mips_16
  Educational 16-bit MIPS Processor
  ☆18Updated 6 years ago
• systemc / systemc-2.2.0
  This repository contains various patches to the OSCI systemc distribution to make it possible to compile the sources with latest GCC vers…
  ☆23Updated 14 years ago
• SimpleCPU / SimpleCPU
  An open source CPU design and verification platform for academia
  ☆116Updated 5 months ago
• edaplayground / epwave
  EPWave -- The Free Interactive Browser-Based Wave Viewer
  ☆14Updated 10 years ago
• zhangly / azpr_cpu
  用Altera FPGA芯片自制CPU
  ☆43Updated 11 years ago
• danielvilas / PySpice-Library
  Library of componentes for PySpice
  ☆13Updated 6 years ago
• eliaskousk / parallella-riscv
  RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards
  ☆106Updated 7 years ago
• freecores / 8051
  8051 core
  ☆112Updated 11 years ago