Alternatives and similar repositories for Logisim-CPU-processor:

Users that are interested in Logisim-CPU-processor are comparing it to the libraries listed below

• vivianliu / Logisim-Processor
  Designing a 32-bit MIPS CPU in Logisim
  ☆11Updated 13 years ago
• FOSSEE / Online-NgSpice-Simulator
  Simulate ngSpice netlist on Web
  ☆15Updated 8 years ago
• wzc810049078 / ZC-RISCV-CORE
  ZC RISCV CORE
  ☆13Updated 5 years ago
• dag10 / Logisim_CPU
  Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…
  ☆12Updated 8 years ago
• YuguangTong / 32-bit-CPU
  Design with Logisim a 32-bit two-cycle processor
  ☆9Updated 9 years ago
• chsasank / ARM7
  Implemetation of pipelined ARM7TDMI processor in Verilog
  ☆87Updated 6 years ago
• openrisc / newlib
  newlib OpenRISC development
  ☆25Updated this week
• EECS150 / fpga_labs_fa21
  FPGA Labs for EECS 151/251A (Fall 2021)
  ☆10Updated 3 years ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆74Updated 7 months ago
• higuoxing / node-ngspice
  A frontend for NgSpice. (Archived and no longer maintained)
  ☆24Updated 6 years ago
• wuhanstudio / picorv32_tang
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆28Updated last year
• zhangly / azpr_cpu
  用Altera FPGA芯片自制CPU
  ☆41Updated 10 years ago
• Galland / LEON2
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆18Updated 11 years ago
• firesim / aws-fpga-firesim
  AWS Shell for FireSim
  ☆12Updated 4 months ago
• cs3410 / logisim-evolution
  Digital logic designer and simulator
  ☆9Updated 3 years ago
• riscvarchive / riscv-newlib
  RISC-V port of newlib
  ☆96Updated 3 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• mortie / CPU-16
  Logisim CPU.
  ☆31Updated 2 years ago
• wuhanstudio / picorv32_EG4S20
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆13Updated last year
• antmicro / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆20Updated this week
• c-sky / csky-linux
  C-SKY Linux Port
  ☆74Updated 5 months ago
• eliaskousk / parallella-riscv
  RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards
  ☆100Updated 6 years ago
• riscv-software-src / riscv-overlay
  The Software Overlay TG will specify the requirements for the software overlay feature, both from the FW manager engine and from toolcha…
  ☆14Updated 2 years ago
• dkilfoyle / logic2
  Digital Logic Simulator
  ☆31Updated 3 years ago
• five-embeddev / riscv-csr-access
  RISC-V CSR Access Routines
  ☆14Updated 2 years ago
• rvboards / d1_demo
  The demo projects for Allwinner D1 SBC
  ☆24Updated 3 years ago
• Merterm / BRAIN-M
  Brilliantly Radical Artificially Intelligent Neural Machine
  ☆16Updated 7 years ago
• SpiNNakerManchester / sPyNNaker
  The SpiNNaker implementation of the PyNN neural networking language
  ☆106Updated last week
• Toms42 / logisim-RISC-V-CPU
  ☆20Updated 7 years ago
• tvanas / r-vex
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆32Updated 10 years ago