Alternatives and similar repositories for Logisim-CPU-processor:

Users that are interested in Logisim-CPU-processor are comparing it to the libraries listed below

• dag10 / Logisim_CPU
  Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…
  ☆12Updated 8 years ago
• YuguangTong / 32-bit-CPU
  Design with Logisim a 32-bit two-cycle processor
  ☆9Updated 9 years ago
• lajanugen / 8051
  FPGA implementation of the 8051 Microcontroller (Verilog)
  ☆47Updated 10 years ago
• freecores / sparc64soc
  OpenSPARC-based SoC
  ☆66Updated 10 years ago
• risclite / ARM9-compatible-soft-CPU-core
  This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…
  ☆82Updated 4 years ago
• FOSSEE / Online-NgSpice-Simulator
  Simulate ngSpice netlist on Web
  ☆16Updated 8 years ago
• silverjam / VHDL
  VHDL Samples
  ☆67Updated 12 years ago
• qmn / riscv-invicta
  A simple RISC-V core, described with Verilog
  ☆26Updated 11 years ago
• JeremyJiWZ / FPGA
  computer hardware system including ps2/vga with tank war game in verilog and mips
  ☆20Updated 9 years ago
• PulseRain / Reindeer_Step
  Reindeer Soft CPU for Step CYC10 FPGA board
  ☆27Updated 4 years ago
• Toms42 / logisim-RISC-V-CPU
  ☆20Updated 7 years ago
• higuoxing / node-ngspice
  A frontend for NgSpice. (Archived and no longer maintained)
  ☆24Updated 6 years ago
• danielvilas / PySpice-Library
  Library of componentes for PySpice
  ☆13Updated 5 years ago
• eliaskousk / parallella-riscv
  RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards
  ☆101Updated 6 years ago
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆116Updated 2 years ago
• Qucs / ADMS
  ADMS is a code generator for the Verilog-AMS language
  ☆99Updated 2 years ago
• firesim / aws-fpga-firesim
  AWS Shell for FireSim
  ☆12Updated 5 months ago
• SimpleCPU / SimpleCPU
  An open source CPU design and verification platform for academia
  ☆101Updated 4 years ago
• zylin / Verilog_VCD
  https://pypi.python.org/pypi/Verilog_VCD
  ☆23Updated 8 years ago
• dlitz / openmsp430
  openMSP430 CPU core (from OpenCores)
  ☆22Updated 2 years ago
• shaneleonard / neural-hardware
  Verilog library for implementing neural networks.
  ☆26Updated 10 years ago
• madhavPdesai / ahir
  Algorithm to hardware compilation tools (e.g. C to VHDL).
  ☆41Updated 2 months ago
• olgirard / openmsp430
  The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.
  ☆63Updated 7 years ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆74Updated 8 months ago
• agostini01 / FPGA_Neural-Network
  The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…
  ☆28Updated 8 years ago
• argos-research / fpga-mmu
  internship
  ☆9Updated 7 years ago
• openrisc / newlib
  newlib OpenRISC development
  ☆25Updated 3 weeks ago
• jck / riscv
  ☆19Updated last year
• jamieiles / oldland-cpu
  Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
  ☆123Updated 9 years ago
• vivianliu / Logisim-Processor
  Designing a 32-bit MIPS CPU in Logisim
  ☆11Updated 13 years ago