Alternatives and similar repositories for Logisim_CPU

Users that are interested in Logisim_CPU are comparing it to the libraries listed below

• YuguangTong / 32-bit-CPU
  Design with Logisim a 32-bit two-cycle processor
  ☆9Updated 10 years ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆12Updated 8 years ago
• ztane / rpi-barebones
  Raspberry PI barebones kernel.
  ☆21Updated 12 years ago
• mortie / CPU-16
  Logisim CPU.
  ☆32Updated 2 years ago
• openrisc / newlib
  newlib OpenRISC development
  ☆26Updated 2 months ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• FPGALibre / fpgacores
  IP cores for the FPGA Libre project
  ☆12Updated 7 years ago
• tommythorn / yari
  YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…
  ☆45Updated 6 months ago
• mmicko / enigmaFPGA
  Enigma in FPGA
  ☆29Updated 6 years ago
• swetland / gateware
  A collection of little open source FPGA hobby projects
  ☆50Updated 5 years ago
• jbush001 / MiteCPU
  Minimal microprocessor
  ☆20Updated 7 years ago
• tinyfpga / TinyFPGA-SoC
  Opensource building blocks for TinyFPGA microcontrollers and retro computers.
  ☆17Updated 7 years ago
• ultraembedded / riscv_sbc
  A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.
  ☆28Updated 5 years ago
• travisg / uefi
  uefi app/bootloader development sandbox
  ☆15Updated 9 years ago
• cambridgehackers / fpgajtag
  A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.
  ☆35Updated 3 years ago
• zylin / zpugcc
  ☆51Updated 8 years ago
• OrangeTide / pcc
  Portable C Compiler (CVS mirror)
  ☆12Updated 13 years ago
• cliffordwolf / xbitmanip
  RISC-V XBitmanip Extension
  ☆26Updated 6 years ago
• kaos / ecos
  ☆22Updated 12 years ago
• spacemonkeydelivers / riscv_security_contest_project
  ☆9Updated 2 years ago
• jameswalmsley / kconfig-frontends
  Git Mirror of Yann Morin's kconfig-frontends project
  ☆19Updated 12 years ago
• vsergeev / v8cpu
  v8cpu is a simple multi-cycle von Neumann architecture 8-bit CPU in under 500 lines of Verilog.
  ☆13Updated 7 years ago
• SquidDev / LuaCompilerProject
  Optimising Compiler for Lua and its derivatives
  ☆8Updated 8 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆51Updated 8 years ago
• llvm-dcpu16 / llvm-dcpu16
  LLVM backend for dcpu-16 processor
  ☆212Updated 8 years ago
• Galland / LEON2
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆18Updated 12 years ago
• darconeous / sdcc
  This is a *REALLY OLD* clone of the Small Device C Compiler. Really, why is anyone staring this repository? No one is keeping this up to …
  ☆67Updated 14 years ago
• ucb-bar / fpga-spartan6
  Support for zScale on Spartan6 FPGAs
  ☆16Updated 9 years ago
• freecores / zpu
  ZPU - the worlds smallest 32 bit CPU with GCC toolchain
  ☆16Updated 10 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago