Alternatives and similar repositories for Logisim_CPU:

Users that are interested in Logisim_CPU are comparing it to the libraries listed below

• kaos / ecos
  ☆20Updated 12 years ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆12Updated 8 years ago
• swetland / gateware
  A collection of little open source FPGA hobby projects
  ☆48Updated 5 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• mortie / CPU-16
  Logisim CPU.
  ☆31Updated 2 years ago
• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 6 years ago
• YuguangTong / 32-bit-CPU
  Design with Logisim a 32-bit two-cycle processor
  ☆9Updated 9 years ago
• openrisc / newlib
  newlib OpenRISC development
  ☆25Updated 3 weeks ago
• bluecmd / wb-axi
  Wishbone <-> AXI converters
  ☆14Updated 9 years ago
• rwl / JLLVM
  A Java version of LLVM Core by Hao Liu
  ☆22Updated 12 years ago
• cambridgehackers / fpgajtag
  A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.
  ☆35Updated 2 years ago
• ZipCPU / wbfmtx
  A wishbone controlled FM transmitter hack
  ☆21Updated last year
• remysaissy / examour-exokernel
  Exokernel for IA32 architectures with a segmented memory managment model and user level only drivers.
  ☆22Updated 9 years ago
• OrangeTide / pcc
  Portable C Compiler (CVS mirror)
  ☆12Updated 12 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• jameswalmsley / kconfig-frontends
  Git Mirror of Yann Morin's kconfig-frontends project
  ☆19Updated 11 years ago
• Galland / LEON2
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆18Updated 11 years ago
• emb-riscv / specs-markdown
  The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.
  ☆27Updated 3 years ago
• FPGAwars / toolchain-icestorm
  Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS
  ☆38Updated 2 years ago
• mmicko / enigmaFPGA
  Enigma in FPGA
  ☆29Updated 5 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆41Updated 6 years ago
• darconeous / sdcc
  This is a *REALLY OLD* clone of the Small Device C Compiler. Really, why is anyone staring this repository? No one is keeping this up to …
  ☆66Updated 14 years ago
• litex-hub / zephyr-on-litex-vexriscv
  ☆12Updated 6 months ago
• FPGALibre / fpgacores
  IP cores for the FPGA Libre project
  ☆12Updated 7 years ago
• mahrz24 / rv6
  rv6 is a kernel & operating system written entirely in rust.
  ☆11Updated 5 years ago
• tommythorn / yari
  YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…
  ☆45Updated 3 months ago
• cliffordwolf / xbitmanip
  RISC-V XBitmanip Extension
  ☆27Updated 6 years ago
• xesscorp / XuLA
  Everything to do with the XuLA FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.
  ☆37Updated 11 years ago
• ultraembedded / altor32
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆12Updated 9 years ago
• ShichenLiu / C-compiler
  C to LLVM / Python compiler
  ☆10Updated 8 years ago