dag10 / Logisim_CPU
Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Donn Stewart, http://cpuville.com.
☆12Updated 8 years ago
Related projects ⓘ
Alternatives and complementary repositories for Logisim_CPU
- Design with Logisim a 32-bit two-cycle processor☆9Updated 9 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 8 years ago
- 64-bit MISC Architecture CPU☆10Updated 7 years ago
- Logisim CPU.☆31Updated last year
- newlib OpenRISC development☆24Updated 2 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆59Updated 4 years ago
- A Verilog parser for Haskell.☆33Updated 3 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- RISC-V XBitmanip Extension☆27Updated 5 years ago
- Yet Another Forth Core...☆70Updated 10 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 2 years ago
- An experimental CPU design☆15Updated 4 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆44Updated 5 years ago
- Verilog PreProcessor.☆10Updated 9 years ago
- Verilog VPI VGA Simulator using SDL☆11Updated 9 years ago
- RISC-V port of LLVM Linker☆24Updated 6 years ago
- Hacked up version of the Tiny C Compiler with basic ARM Thumb output☆26Updated 2 weeks ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- a simple C-to-Verilog compiler☆47Updated 7 years ago
- A collection of little open source FPGA hobby projects☆45Updated 4 years ago
- Designing a 32-bit MIPS CPU in Logisim☆11Updated 12 years ago
- Simple OS for raspberry pi 2 model B☆14Updated 7 years ago
- Enigma in FPGA☆26Updated 5 years ago
- rv6 is a kernel & operating system written entirely in rust.☆11Updated 5 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Updated 6 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- ☆50Updated 7 years ago
- v8cpu is a simple multi-cycle von Neumann architecture 8-bit CPU in under 500 lines of Verilog.☆13Updated 6 years ago