dag10 / Logisim_CPULinks
Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Donn Stewart, http://cpuville.com.
☆12Updated 8 years ago
Alternatives and similar repositories for Logisim_CPU
Users that are interested in Logisim_CPU are comparing it to the libraries listed below
Sorting:
- Design with Logisim a 32-bit two-cycle processor☆9Updated 10 years ago
- Logisim CPU.☆33Updated 2 years ago
- Designing a 32-bit MIPS CPU in Logisim☆11Updated 13 years ago
- ☆22Updated 12 years ago
- RISC-V XBitmanip Extension☆26Updated 6 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Verilog PreProcessor.☆10Updated 9 years ago
- Port of the Yocto Project to the RISC-V ISA☆62Updated 6 years ago
- RISC-V port of LLVM Linker☆24Updated 6 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- An embedded javascript engine☆37Updated 9 years ago
- This is a *REALLY OLD* clone of the Small Device C Compiler. Really, why is anyone staring this repository? No one is keeping this up to …☆67Updated 14 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆60Updated 5 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 5 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 7 months ago
- A C to verilog compiler☆53Updated 10 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- Simple OS for raspberry pi 2 model B☆14Updated 8 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆37Updated 3 years ago
- A emulator for ARM programs. Aim to run ARM programs in x86 platform. The project is originally on source forge, at sourceforge.net/proj…☆28Updated 9 years ago
- System on Chip SPARC V8 using leon3 CPU by Gaisler. C++, vhdl, v files.☆11Updated 12 years ago
- Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes.☆35Updated 13 years ago
- The OpenRISC 1000 architectural simulator☆76Updated 2 months ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆35Updated 3 years ago
- Top level of PulseRain M10 RTL design☆15Updated 7 years ago
- The development tree for OpenOCD for the Synopsys DesignWare ARC processor family☆15Updated last year
- AltOr32 - Alternative Lightweight OpenRisc CPU☆12Updated 9 years ago
- MRSIC32 ISA documentation and development☆91Updated last year
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆18Updated 12 years ago