Alternatives and similar repositories for Logisim_CPU:

Users that are interested in Logisim_CPU are comparing it to the libraries listed below

• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆12Updated 8 years ago
• kaos / ecos
  ☆20Updated 12 years ago
• mortie / CPU-16
  Logisim CPU.
  ☆31Updated 2 years ago
• swetland / gateware
  A collection of little open source FPGA hobby projects
  ☆48Updated 5 years ago
• tommythorn / yari
  YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…
  ☆44Updated 3 months ago
• OrangeTide / pcc
  Portable C Compiler (CVS mirror)
  ☆11Updated 12 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆48Updated 7 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• teeshina / soc_leon3
  System on Chip SPARC V8 using leon3 CPU by Gaisler. C++, vhdl, v files.
  ☆11Updated 12 years ago
• fallen / tinycpu
  Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes.
  ☆32Updated 13 years ago
• MorgothCreator / VerilogUtilIP
  Here is a bunch of util IPs
  ☆10Updated 6 years ago
• rafael1193 / spicegui
  Graphical user interface for circuit simulation on GNU/Linux using ngspice
  ☆16Updated 8 years ago
• ztane / rpi-barebones
  Raspberry PI barebones kernel.
  ☆20Updated 12 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆41Updated 6 years ago
• udif / ctoverilog
  A C to verilog compiler
  ☆52Updated 9 years ago
• llvm-dcpu16 / llvm-dcpu16
  LLVM backend for dcpu-16 processor
  ☆213Updated 8 years ago
• riscvarchive / riscv-strace
  RISC-V strace port
  ☆13Updated 8 years ago
• sergey-worm / wrmos
  RTOS based on L4 microkernel.
  ☆16Updated 6 years ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆39Updated 9 years ago
• riscvarchive / riscv-clang
  ☆27Updated 5 years ago
• cambridgehackers / fpgajtag
  A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.
  ☆35Updated 2 years ago
• www-asics-ws / usb1_device
  USB 1.1 Device IP Core
  ☆20Updated 7 years ago
• openrisc / newlib
  newlib OpenRISC development
  ☆25Updated 3 years ago
• lowRISC / abicop
  Work towards a "golden model" of the RISC-V calling convention(s)
  ☆10Updated 7 years ago
• bert / pcb
  historical clone from geda-project
  ☆15Updated 5 months ago
• XVilka / cparse
  Parser of C-syntax data definitions, C-syntax function definitions
  ☆20Updated 12 years ago
• mahrz24 / rv6
  rv6 is a kernel & operating system written entirely in rust.
  ☆11Updated 5 years ago
• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 6 years ago
• xesscorp / StickIt
  StickIt! board and modules that support the XuLA FPGA board.
  ☆20Updated 9 years ago