freecores / arm4u
ARM4U
☆34Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for arm4u
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- Tools and Examples for IcoBoard☆79Updated 3 years ago
- ZPUino HDL implementation☆89Updated 6 years ago
- Open Processor Architecture☆26Updated 8 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆64Updated 2 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- A CPU on an FPGA that you can play Zork on☆49Updated 7 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆34Updated 3 years ago
- An Open Source configuration of the Arty platform☆122Updated 10 months ago
- ☆48Updated 8 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆68Updated 3 years ago
- Tutorial and example projects for the Arrow MAX1000 FPGA board☆50Updated 4 months ago
- Documenting the Lattice ECP5 bit-stream format.☆51Updated last year
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆59Updated this week
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆42Updated 8 years ago
- CMod-S6 SoC☆36Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- mystorm sram test☆26Updated 7 years ago
- A simple script to build open-source FPGA tools.☆53Updated 2 years ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆121Updated 8 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆58Updated 6 years ago
- Featherweight RISC-V implementation☆52Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Parallel Array of Simple Cores. Multicore processor.☆92Updated 5 years ago
- A FPGA core for a simple SDRAM controller.☆116Updated 3 years ago
- Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA☆15Updated 6 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆140Updated 3 years ago