xesscorp / XuLA
Everything to do with the XuLA FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.
☆37Updated 11 years ago
Alternatives and similar repositories for XuLA:
Users that are interested in XuLA are comparing it to the libraries listed below
- Open Source ZYNQ Board☆31Updated 9 years ago
- This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017☆46Updated 6 years ago
- Tools and Examples for IcoBoard☆80Updated 3 years ago
- ICE40 FPGA Cape for Beaglebone☆51Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆30Updated 4 years ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 6 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- ☆59Updated last year
- USB 1.1 Device IP Core☆20Updated 7 years ago
- Yosys Plugins☆21Updated 5 years ago
- Freecores website☆19Updated 8 years ago
- SoftCPU/SoC engine-V☆54Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆54Updated last year
- Example code in Verilog for the Blackice II FPGA☆27Updated 5 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 4 years ago
- Small footprint and configurable JESD204B core☆41Updated 2 months ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Updated 6 years ago
- ZPUino HDL implementation☆89Updated 6 years ago
- CMod-S6 SoC☆40Updated 7 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆61Updated last year
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆36Updated 4 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- ☆63Updated 6 years ago
- Virtual JTAG UART for Altera Devices☆46Updated 10 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- FPGA development platform for high-performance RF and digital design☆32Updated 9 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Updated 7 years ago