freecores / mcs-4Links
4004 CPU and MCS-4 family chips
☆41Updated 10 years ago
Alternatives and similar repositories for mcs-4
Users that are interested in mcs-4 are comparing it to the libraries listed below
Sorting:
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆57Updated this week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Enhanced 6502/65C02 Microprogrammed FPGA Processor Core (Verilog-2001)☆33Updated 3 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆50Updated 2 years ago
- 8051 core☆107Updated 10 years ago
- iCESugar series FPGA dev board☆177Updated 11 months ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated 2 years ago
- Yet another free 8051 FPGA core☆34Updated 6 years ago
- AGM bitstream utilities and decoded files from Supra☆42Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆47Updated last year
- Dual-issue RV64IM processor for fun & learning☆60Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆60Updated 3 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated last week
- A extremely size-optimized RV32I soft processor for FPGA.☆28Updated 6 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- A CPU on an FPGA that you can play Zork on☆49Updated 8 years ago
- Tang Mega 138K Pro examples☆70Updated last month
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆85Updated 4 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆77Updated 11 months ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- ☆69Updated 9 months ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆93Updated 9 months ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year