freecores / mcs-4Links
4004 CPU and MCS-4 family chips
☆44Updated 11 years ago
Alternatives and similar repositories for mcs-4
Users that are interested in mcs-4 are comparing it to the libraries listed below
Sorting:
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago
- Tools for FPGA development.☆49Updated 5 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆67Updated 2 years ago
- Doom classic port to lightweight RISC‑V☆106Updated 3 years ago
- IceChips is a library of all common discrete logic devices in Verilog☆154Updated 3 months ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆71Updated 7 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆75Updated this week
- HDMI core in Chisel HDL☆53Updated last year
- IRSIM switch-level simulator for digital circuits☆35Updated 2 months ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆57Updated 2 years ago
- Portable HyperRAM controller☆62Updated last year
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 7 months ago
- Linux capable RISC-V SoC designed to be readable and useful.☆158Updated last month
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆75Updated 2 years ago
- ☆13Updated 3 years ago
- A Video display simulator☆175Updated 8 months ago
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆50Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Export netlists from Yosys to DigitalJS☆56Updated this week
- SoftCPU/SoC engine-V☆55Updated 10 months ago
- Featherweight RISC-V implementation☆53Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Updated last month
- Another tiny RISC-V implementation☆64Updated 4 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago