Alternatives and similar repositories for 32-bit-CPU:

Users that are interested in 32-bit-CPU are comparing it to the libraries listed below

• vivianliu / Logisim-Processor
  Designing a 32-bit MIPS CPU in Logisim
  ☆11Updated 13 years ago
• dag10 / Logisim_CPU
  Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…
  ☆12Updated 8 years ago
• sifive / freedom-devicetree-tools
  A linker script generator for SiFive's Freedom platform
  ☆31Updated 3 years ago
• mattstock / bexkat1
  An experimental CPU design
  ☆15Updated 5 years ago
• guzhoudiaoke / babyos
  自己动手实现一个玩具操作系统，名曰babyos。以baby为名，取其活泼、可爱之意。简单，却招人喜爱，幼稚，却又生机勃勃。
  ☆32Updated 7 years ago
• Icenowy / ice-risc
  RISC CPU by Icenowy
  ☆12Updated 6 years ago
• wuxx / sos
  Simple OS for raspberry pi 2 model B
  ☆14Updated 7 years ago
• byteduck / codeOS2
  A rewritten from scratch CodeOS
  ☆20Updated 4 years ago
• dtysky / SIMPLE_MIPS_CPU
  A simple MIPS CPU, for fun.
  ☆10Updated 9 years ago
• riscv-rust / riscv-rust-toolchain
  RISCV Rust Toolchain
  ☆117Updated 6 years ago
• os2edu / os-labs-in-rust-course
  rust-writing-os course of https://rust.os2edu.cn
  ☆11Updated 2 years ago
• openrisc / newlib
  newlib OpenRISC development
  ☆25Updated 2 years ago
• riscvarchive / riscv-glibc
  RISC-V port of GNU's libc
  ☆70Updated 3 years ago
• jingjin666 / GN-base
  ☆11Updated this week
• xfguo / riscv-openwrt
  Porting OpenWrt to RISC-V - please check https://github.com/xfguo/riscv-openwrt-port for full instructions.
  ☆55Updated 6 years ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆64Updated last year
• risclite / ARM9-compatible-soft-CPU-core
  This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…
  ☆77Updated 4 years ago
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆60Updated 2 months ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆72Updated 5 months ago
• devanshdalal / Logisim-CPU-processor
  A Simple 5-stage CPU pipeline simulator using Logisim
  ☆9Updated 9 years ago
• BYVoid / MIPS32
  A MIPS32 CPU implemented by VHDL
  ☆30Updated 11 years ago
• rv32m1-rust / rv32m1_ri5cy-hal
  HAL for the RI5CY core of RV32M1 heterogeneous (two ARM and two RISC-V) quad-core SoC.
  ☆10Updated 4 years ago
• embmicro / book-examples
  ☆31Updated 7 years ago
• RobertBaruch / lmarv
  Building a RISC-V processor out of LSI logic
  ☆90Updated 3 years ago
• gd32v-rust / gd32vf103-hal
  Hardware abstract layer (HAL) `embedded-hal` for RISC-V microcontroller GD32VF103 in Rust. Contributions welcomed!
  ☆62Updated 3 years ago
• darconeous / sdcc
  This is a *REALLY OLD* clone of the Small Device C Compiler. Really, why is anyone staring this repository? No one is keeping this up to …
  ☆65Updated 13 years ago
• DoctorWkt / xv6-freebsd
  Ths project adds a FreeBSD libc, other libs and a runtime to the xv6 kernel
  ☆67Updated 3 years ago
• Harry-Chen / rust-mips
  Rust library for low-level abstraction of MIPS processors
  ☆30Updated 4 years ago
• freecores / sparc64soc
  OpenSPARC-based SoC
  ☆62Updated 10 years ago
• hneemann / Assembler
  Assembler for the Digital example processor
  ☆53Updated last year