YuguangTong / 32-bit-CPU

Related projects ⓘ

Alternatives and complementary repositories for 32-bit-CPU

• dag10 / Logisim_CPU
  Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…
  ☆12Updated 8 years ago
• mattstock / bexkat1
  An experimental CPU design
  ☆15Updated 4 years ago
• mortie / CPU-16
  Logisim CPU.
  ☆31Updated last year
• mgaitan / pymips
  A pipelined MIPS processor implemented in Python
  ☆23Updated 8 years ago
• BYVoid / MIPS32
  A MIPS32 CPU implemented by VHDL
  ☆30Updated 11 years ago
• BigEd / verilog-6502
  This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL
  ☆17Updated 11 years ago
• RobertBaruch / lmarv
  Building a RISC-V processor out of LSI logic
  ☆89Updated 3 years ago
• Harry-Chen / fpga-virtual-console
  VT220-compatible console on Cyclone IV EP4CE55F23I7
  ☆39Updated 6 years ago
• vsergeev / v8cpu
  v8cpu is a simple multi-cycle von Neumann architecture 8-bit CPU in under 500 lines of Verilog.
  ☆13Updated 6 years ago
• wuxx / sos
  Simple OS for raspberry pi 2 model B
  ☆14Updated 7 years ago
• RTEMS / rtems-tools
  Mirror only see https://gitlab.rtems.org/rtems/tools/rtems-tools
  ☆32Updated this week
• riscv-software-src / riscv-config
  RISC-V Configuration Validator
  ☆74Updated 2 months ago
• AleksandarKostovic / Riscy-SoC
  Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
  ☆79Updated 5 years ago
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆59Updated this week
• marcosptf / menuetos
  fan respository - not official - os linux made with assembly language
  ☆85Updated 9 years ago
• DoctorWkt / ULX3S-Blinky
  A blinky project for the ULX3S v3.0.3 FPGA board
  ☆16Updated 5 years ago
• kisom / pmon
  Lemote PMON2000 boot loader.
  ☆13Updated 11 years ago
• openrisc / newlib
  newlib OpenRISC development
  ☆24Updated 2 years ago
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆62Updated 5 years ago
• openrisc / linux
  Linux kernel source tree
  ☆29Updated this week
• freecores / sparc64soc
  OpenSPARC-based SoC
  ☆59Updated 10 years ago
• westerndigitalcorporation / riscv-fw-infrastructure
  Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...
  ☆52Updated 3 years ago
• mmicko / enigmaFPGA
  Enigma in FPGA
  ☆26Updated 5 years ago
• maikmerten / spu32
  Small Processing Unit 32: A compact RV32I CPU written in Verilog
  ☆64Updated 2 years ago
• AnkurRyder / 8085-Processor
  8-bit RISC Processor on Logisim
  ☆13Updated 4 years ago
• alfikpl / ao68000
  The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.
  ☆76Updated 12 years ago
• riscvarchive / documents
  riscv.github.io
  ☆11Updated 4 years ago
• freecores / mcs-4
  4004 CPU and MCS-4 family chips
  ☆37Updated 10 years ago
• openrisc / tutorials
  OpenRISC Tutorials
  ☆40Updated 3 months ago