Alternatives and similar repositories for 32-bit-CPU

Users that are interested in 32-bit-CPU are comparing it to the libraries listed below

• dag10 / Logisim_CPU
  Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…
  ☆12Updated 8 years ago
• riscvarchive / riscv-glibc
  RISC-V port of GNU's libc
  ☆71Updated 4 years ago
• michaeljclark / busybear-linux
  busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.
  ☆99Updated last year
• riscvarchive / riscv-edk2
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆24Updated 3 years ago
• BYVoid / MIPS32
  A MIPS32 CPU implemented by VHDL
  ☆30Updated 12 years ago
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆63Updated 6 years ago
• clord / MIPS-CPU-Simulator
  This is a mips simulator I wrote once to help my understanding of pipelines, branch prediction, assembly language, and more.
  ☆65Updated 5 years ago
• openrisc / newlib
  newlib OpenRISC development
  ☆26Updated 4 months ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆65Updated last year
• riscvarchive / riscv-poky
  Port of the Yocto Project to the RISC-V ISA
  ☆62Updated 6 years ago
• riscv-rust / riscv-rust-toolchain
  RISCV Rust Toolchain
  ☆117Updated 7 years ago
• riscvarchive / riscv-newlib
  RISC-V port of newlib
  ☆100Updated 3 years ago
• nullpo-head / xv6-mips
  A MIPS port of xv6
  ☆79Updated 9 years ago
• riscvarchive / riscv-qemu
  QEMU with RISC-V (RV64G, RV32G) Emulation Support
  ☆390Updated 6 years ago
• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 7 years ago
• ultraembedded / altor32
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆12Updated 9 years ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆93Updated 4 years ago
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆149Updated 3 years ago
• mahrz24 / rv6
  rv6 is a kernel & operating system written entirely in rust.
  ☆11Updated 5 years ago
• oscourse-tsinghua / rcore_plus
  Rust version of THU uCore OS. Linux compatible.
  ☆171Updated 5 years ago
• gmish27 / CPUonFPGA
  It's a basic computer designed using VERILOG on XILINX FPGA architecture.
  ☆17Updated 8 years ago
• mortie / CPU-16
  Logisim CPU.
  ☆33Updated 2 years ago
• c-sky / csky-linux
  C-SKY Linux Port
  ☆74Updated 9 months ago
• yuxincs / MIPS-CPU
  A Simulative MIPS CPU running on Logisim.
  ☆135Updated 3 years ago
• riscv-software-src / riscv-angel
  JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.
  ☆347Updated 4 years ago
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆125Updated 4 years ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated last year
• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆202Updated last year
• risclite / ARM9-compatible-soft-CPU-core
  This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…
  ☆89Updated 4 years ago
• vsergeev / v8cpu
  v8cpu is a simple multi-cycle von Neumann architecture 8-bit CPU in under 500 lines of Verilog.
  ☆13Updated 7 years ago