Alternatives and similar repositories for 32-bit-CPU

Users that are interested in 32-bit-CPU are comparing it to the libraries listed below

• dag10 / Logisim_CPU
  Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…
  ☆12Updated 8 years ago
• mattstock / bexkat1
  An experimental CPU design
  ☆15Updated 5 years ago
• XianBeiTuoBaFeng2015 / MySlides
  My Slides
  ☆17Updated 2 months ago
• rv32m1-rust / rv32m1_ri5cy-hal
  HAL for the RI5CY core of RV32M1 heterogeneous (two ARM and two RISC-V) quad-core SoC.
  ☆10Updated 4 years ago
• BYVoid / MIPS32
  A MIPS32 CPU implemented by VHDL
  ☆30Updated 12 years ago
• riscvarchive / riscv-poky
  Port of the Yocto Project to the RISC-V ISA
  ☆62Updated 6 years ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆65Updated last year
• riscvarchive / riscv-glibc
  RISC-V port of GNU's libc
  ☆71Updated 4 years ago
• riscv-rust / riscv-rust-toolchain
  RISCV Rust Toolchain
  ☆117Updated 7 years ago
• gd32v-rust / gd32vf103-hal
  Hardware abstract layer (HAL) `embedded-hal` for RISC-V microcontroller GD32VF103 in Rust. Contributions welcomed!
  ☆64Updated 3 years ago
• riscvarchive / documents
  riscv.github.io
  ☆11Updated 5 years ago
• Icenowy / ice-risc
  RISC CPU by Icenowy
  ☆12Updated 6 years ago
• Harry-Chen / fpga-virtual-console
  VT220-compatible console on Cyclone IV EP4CE55F23I7
  ☆43Updated 7 years ago
• wuxx / sos
  Simple OS for raspberry pi 2 model B
  ☆14Updated 8 years ago
• gmish27 / CPUonFPGA
  It's a basic computer designed using VERILOG on XILINX FPGA architecture.
  ☆17Updated 8 years ago
• riscvarchive / riscv-qemu
  QEMU with RISC-V (RV64G, RV32G) Emulation Support
  ☆389Updated 6 years ago
• letolabs / nasm
  Mirror of main nasm git repo at http://repo.or.cz/w/nasm.git
  ☆98Updated 13 years ago
• openrisc / newlib
  newlib OpenRISC development
  ☆26Updated 5 months ago
• riscvarchive / riscv-gcc
  ☆371Updated 2 years ago
• riscvarchive / riscv-edk2
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆24Updated 3 years ago
• oscourse-tsinghua / rcore_plus
  Rust version of THU uCore OS. Linux compatible.
  ☆171Updated 5 years ago
• ubercomp / jslm32
  Javascript emulator for the LatticeMico platform
  ☆170Updated 3 years ago
• riscvarchive / riscv-newlib
  RISC-V port of newlib
  ☆100Updated 3 years ago
• zhengruohuang / toddler
  Toddler is a well-designed usable and portable microkernel OS
  ☆76Updated 6 years ago
• riscvarchive / riscv-wiki
  ☆250Updated 8 years ago
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆150Updated 3 years ago
• RobertBaruch / lmarv
  Building a RISC-V processor out of LSI logic
  ☆90Updated 4 years ago
• SnowFlakeOS / SnowFlake
  Technology is free, SnowFlakeOS
  ☆54Updated 6 years ago
• rwmjones / fedora-riscv-bootstrap
  Bootstrapping Fedora on RISC-V
  ☆28Updated 7 years ago
• os2edu / os-labs-in-rust-course
  rust-writing-os course of https://rust.os2edu.cn
  ☆11Updated 3 years ago