Alternatives and similar repositories for 32-bit-CPU:

Users that are interested in 32-bit-CPU are comparing it to the libraries listed below

• dag10 / Logisim_CPU
  Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…
  ☆12Updated 8 years ago
• openrisc / newlib
  newlib OpenRISC development
  ☆24Updated 2 years ago
• sifive / freedom-devicetree-tools
  A linker script generator for SiFive's Freedom platform
  ☆31Updated 3 years ago
• riscvarchive / riscv-poky
  Port of the Yocto Project to the RISC-V ISA
  ☆62Updated 6 years ago
• BYVoid / MIPS32
  A MIPS32 CPU implemented by VHDL
  ☆30Updated 11 years ago
• devanshdalal / Logisim-CPU-processor
  A Simple 5-stage CPU pipeline simulator using Logisim
  ☆9Updated 8 years ago
• riscvarchive / riscv-glibc
  RISC-V port of GNU's libc
  ☆70Updated 3 years ago
• mattstock / bexkat1
  An experimental CPU design
  ☆15Updated 4 years ago
• riscvarchive / riscv-newlib
  RISC-V port of newlib
  ☆97Updated 2 years ago
• Harry-Chen / fpga-virtual-console
  VT220-compatible console on Cyclone IV EP4CE55F23I7
  ☆39Updated 6 years ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆72Updated 4 months ago
• AleksandarKostovic / Riscy-SoC
  Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
  ☆79Updated 5 years ago
• oscourse-tsinghua / cpu-testcase
  Test cases for MIPS CPU implementation
  ☆12Updated 5 years ago
• SimpleCPU / SimpleCPU
  An open source CPU design and verification platform for academia
  ☆93Updated 4 years ago
• riscv-software-src / riscv-config
  RISC-V Configuration Validator
  ☆76Updated 4 months ago
• wuxx / sos
  Simple OS for raspberry pi 2 model B
  ☆14Updated 7 years ago
• qmn / riscv-invicta
  A simple RISC-V core, described with Verilog
  ☆26Updated 11 years ago
• andersbll / logisim-diku
  Logisim library for constructing a MIPS microarchitecture.
  ☆26Updated 13 years ago
• riscvarchive / documents
  riscv.github.io
  ☆11Updated 4 years ago
• AngelTerrones / Algol
  A RISC-V CPU (Outdated: using priviledge v1.7)
  ☆25Updated 5 years ago
• maikmerten / spu32
  Small Processing Unit 32: A compact RV32I CPU written in Verilog
  ☆67Updated 2 years ago
• navidadelpour / ARM-CPU
  ARM-CPU implemented verilog
  ☆26Updated last year
• gmish27 / CPUonFPGA
  It's a basic computer designed using VERILOG on XILINX FPGA architecture.
  ☆16Updated 7 years ago
• vsergeev / v8cpu
  v8cpu is a simple multi-cycle von Neumann architecture 8-bit CPU in under 500 lines of Verilog.
  ☆13Updated 6 years ago
• risclite / ARM9-compatible-soft-CPU-core
  This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…
  ☆77Updated 4 years ago
• freebsd-riscv / freebsd
  FreeBSD src tree
  ☆18Updated 4 years ago
• rvboards / d1_demo
  The demo projects for Allwinner D1 SBC
  ☆24Updated 3 years ago
• loongson-community / pmon
  Community's fork of Loongson PMON bootloader
  ☆28Updated 7 months ago
• freecores / arm4u
  ARM4U
  ☆34Updated 10 years ago
• jingjin666 / GN-base
  ☆11Updated 5 months ago