Alternatives and similar repositories for 32-bit-CPU:

Users that are interested in 32-bit-CPU are comparing it to the libraries listed below

• vivianliu / Logisim-Processor
  Designing a 32-bit MIPS CPU in Logisim
  ☆11Updated 13 years ago
• dag10 / Logisim_CPU
  Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…
  ☆12Updated 8 years ago
• BYVoid / MIPS32
  A MIPS32 CPU implemented by VHDL
  ☆30Updated 11 years ago
• RobertBaruch / lmarv
  Building a RISC-V processor out of LSI logic
  ☆90Updated 3 years ago
• mattstock / bexkat1
  An experimental CPU design
  ☆15Updated 5 years ago
• devanshdalal / Logisim-CPU-processor
  A Simple 5-stage CPU pipeline simulator using Logisim
  ☆9Updated 9 years ago
• wuxx / sos
  Simple OS for raspberry pi 2 model B
  ☆14Updated 7 years ago
• adumont / hrm-cpu
  Human Resource Machine - CPU Design #HRM
  ☆75Updated 4 years ago
• andersbll / logisim-diku
  Logisim library for constructing a MIPS microarchitecture.
  ☆26Updated 13 years ago
• kaos / ecos
  ☆20Updated 12 years ago
• michaelengel / xv6-rv32
  Port of MIT's xv6 OS to 32 bit RISC V
  ☆35Updated 2 years ago
• risclite / ARM9-compatible-soft-CPU-core
  This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…
  ☆79Updated 4 years ago
• Harry-Chen / fpga-virtual-console
  VT220-compatible console on Cyclone IV EP4CE55F23I7
  ☆40Updated 6 years ago
• openrisc / linux
  Linux kernel source tree
  ☆30Updated this week
• AngelTerrones / Algol
  A RISC-V CPU (Outdated: using priviledge v1.7)
  ☆25Updated 5 years ago
• michaeljclark / musl-riscv-toolchain
  riscv-linux musl gcc toolchain bootstrap scripts
  ☆17Updated 4 years ago
• Toms42 / logisim-RISC-V-CPU
  ☆20Updated 7 years ago
• freecores / arm4u
  ARM4U
  ☆34Updated 10 years ago
• vsergeev / v8cpu
  v8cpu is a simple multi-cycle von Neumann architecture 8-bit CPU in under 500 lines of Verilog.
  ☆13Updated 7 years ago
• lcbcFoo / ReonV
  ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…
  ☆77Updated 2 years ago
• atgreen / moxie-cores
  Moxie-compatible core repository
  ☆46Updated last year
• RoostTech / FemtoOS
  "a very concise portable real time - preemptive operating system"
  ☆24Updated 11 years ago
• thethumbler / avr-tcc
  Tiny C Compiler for AVR architecture
  ☆12Updated 7 years ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆74Updated 7 months ago
• riscvarchive / riscv-clang
  ☆27Updated 5 years ago
• alangarf / apple-one
  An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
  ☆140Updated 11 months ago
• riscv-rust / riscv-rust-toolchain
  RISCV Rust Toolchain
  ☆117Updated 6 years ago
• darconeous / sdcc
  This is a *REALLY OLD* clone of the Small Device C Compiler. Really, why is anyone staring this repository? No one is keeping this up to …
  ☆66Updated 14 years ago
• byteduck / codeOS2
  A rewritten from scratch CodeOS
  ☆20Updated 4 years ago
• openrisc / newlib
  newlib OpenRISC development
  ☆25Updated this week