YuguangTong / 32-bit-CPU

Related projects ⓘ

Alternatives and complementary repositories for 32-bit-CPU

• dag10 / Logisim_CPU
  Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…
  ☆12Updated 8 years ago
• vivianliu / Logisim-Processor
  Designing a 32-bit MIPS CPU in Logisim
  ☆11Updated 12 years ago
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆59Updated last week
• riscvarchive / riscv-glibc
  RISC-V port of GNU's libc
  ☆70Updated 3 years ago
• wuxx / sos
  Simple OS for raspberry pi 2 model B
  ☆14Updated 7 years ago
• openrisc / linux
  Linux kernel source tree
  ☆29Updated 5 months ago
• kaos / ecos
  ☆19Updated 12 years ago
• riscvarchive / riscv-poky
  Port of the Yocto Project to the RISC-V ISA
  ☆62Updated 5 years ago
• maxwit / witos
  A SM^2 (smart and small) OS for IoT.
  ☆30Updated 4 years ago
• PulseRain / Mustang
  Top level of PulseRain M10 RTL design
  ☆13Updated 6 years ago
• sifive / freedom-devicetree-tools
  A linker script generator for SiFive's Freedom platform
  ☆32Updated 2 years ago
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆62Updated 5 years ago
• Domipheus / TPU
  TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…
  ☆140Updated 8 years ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆41Updated 4 months ago
• cs3410 / logisim-evolution
  Digital logic designer and simulator
  ☆9Updated 3 years ago
• Icenowy / ice-risc
  RISC CPU by Icenowy
  ☆12Updated 5 years ago
• riscvarchive / riscv-4th-workshop-tutorials
  4th RISC-V Workshop Tutorials
  ☆15Updated 8 years ago
• sifive / riscv-linux
  RISC-V Linux Port
  ☆30Updated this week
• Harry-Chen / fpga-virtual-console
  VT220-compatible console on Cyclone IV EP4CE55F23I7
  ☆39Updated 6 years ago
• RoostTech / FemtoOS
  "a very concise portable real time - preemptive operating system"
  ☆24Updated 10 years ago
• riscvarchive / riscv-newlib
  RISC-V port of newlib
  ☆95Updated 2 years ago
• vsergeev / v8cpu
  v8cpu is a simple multi-cycle von Neumann architecture 8-bit CPU in under 500 lines of Verilog.
  ☆13Updated 6 years ago
• freecores / arm4u
  ARM4U
  ☆34Updated 10 years ago
• fallen / tinycpu
  Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes.
  ☆31Updated 12 years ago
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆89Updated last year
• riscvarchive / riscv-edk2
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆22Updated 2 years ago
• openrisc / newlib
  newlib OpenRISC development
  ☆24Updated 2 years ago
• gmish27 / CPUonFPGA
  It's a basic computer designed using VERILOG on XILINX FPGA architecture.
  ☆15Updated 7 years ago
• AnkurRyder / 8085-Processor
  8-bit RISC Processor on Logisim
  ☆13Updated 4 years ago
• loongson-community / pmon
  Community's fork of Loongson PMON bootloader
  ☆27Updated 4 months ago