Alaya-in-Matrix / MACELinks
code for the ICML2018 paper "Batch Bayesian Optimization via Multi-objective Acquisition Ensemble for Automated Analog Circuit Design"
☆27Updated 6 years ago
Alternatives and similar repositories for MACE
Users that are interested in MACE are comparing it to the libraries listed below
Sorting:
- Python implementation of the MACE Bayesian optimization algorithm, with GPy used as the backend GP library☆18Updated 7 years ago
- Python implementation of the Max-value Entropy Search for Multi-Objective Bayesian Optimization method☆27Updated 3 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆23Updated 3 years ago
- ☆48Updated 3 weeks ago
- ☆16Updated 3 years ago
- [ICML 2019] Circuit-GNN: Graph Neural Networks for Distributed Circuit Design http://circuit-gnn.csail.mit.edu/☆109Updated last year
- ☆29Updated last year
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆19Updated 8 months ago
- ☆16Updated 4 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆55Updated 3 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 10 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆22Updated last year
- Simple Python interface for ABC☆23Updated 2 years ago
- Official implementation of NeurIPS'23 paper "Macro Placement by Wire-Mask-Guided Black-Box Optimization"☆25Updated last month
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆114Updated 2 years ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- The release for ICML 2023 paper☆48Updated last year
- DATuner Repository☆18Updated 6 years ago
- Multi-fidelity Gaussian Process Bandit Optimisation☆39Updated 8 years ago
- Problems and Results of IWLS 2023 Programming Contest☆17Updated 2 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 5 months ago
- ☆52Updated last month
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 8 years ago
- ☆25Updated last year
- ☆31Updated 3 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆56Updated 3 months ago
- Deep Reinforcement Learning of Analog Circuit Designs☆112Updated 2 years ago
- discrete gate sizing☆14Updated 4 years ago