Alaya-in-Matrix / MACE
code for the ICML2018 paper "Batch Bayesian Optimization via Multi-objective Acquisition Ensemble for Automated Analog Circuit Design"
☆27Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for MACE
- Python implementation of the MACE Bayesian optimization algorithm, with GPy used as the backend GP library☆17Updated 6 years ago
- Python implementation of the Max-value Entropy Search for Multi-Objective Bayesian Optimization method☆26Updated 3 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆18Updated 2 years ago
- ☆18Updated last month
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆102Updated last year
- [ICML 2019] Circuit-GNN: Graph Neural Networks for Distributed Circuit Design http://circuit-gnn.csail.mit.edu/☆95Updated last year
- Implementation of hMETIS☆10Updated 2 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆97Updated last year
- (DAC2019 / TCAD2020) Faster Region-based Hotspot Detection.☆17Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆127Updated 4 months ago
- ☆16Updated 2 years ago
- ☆15Updated 3 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆19Updated last year
- constrained/unconstrained multi-objective bayesian optimization package.☆41Updated 2 years ago
- ☆29Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆63Updated 2 months ago
- ☆44Updated last month
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- Batched High-dimensional Bayesian Optimization via Structural Kernel Learning☆14Updated 5 years ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆10Updated last week
- The release for ICML 2023 paper☆35Updated 4 months ago
- ☆23Updated last year
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆44Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆58Updated 2 weeks ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated this week
- ☆23Updated 3 years ago
- ☆12Updated 4 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆30Updated this week
- GPU-based logic synthesis tool☆67Updated 3 months ago