Alaya-in-Matrix / MACE
code for the ICML2018 paper "Batch Bayesian Optimization via Multi-objective Acquisition Ensemble for Automated Analog Circuit Design"
☆27Updated 6 years ago
Alternatives and similar repositories for MACE:
Users that are interested in MACE are comparing it to the libraries listed below
- Python implementation of the MACE Bayesian optimization algorithm, with GPy used as the backend GP library☆19Updated 6 years ago
- Python implementation of the Max-value Entropy Search for Multi-Objective Bayesian Optimization method☆27Updated 3 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆22Updated 2 years ago
- ☆29Updated last year
- [ICML 2019] Circuit-GNN: Graph Neural Networks for Distributed Circuit Design http://circuit-gnn.csail.mit.edu/☆106Updated last year
- ☆51Updated 6 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 3 months ago
- Problems and Results of IWLS 2023 Programming Contest☆17Updated 2 weeks ago
- The release for ICML 2023 paper☆47Updated 10 months ago
- Simple Python interface for ABC☆23Updated last year
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆19Updated 6 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆20Updated 5 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- ☆16Updated 3 years ago
- ☆38Updated this week
- ☆13Updated 4 years ago
- DATuner Repository☆18Updated 6 years ago
- ☆21Updated 2 years ago
- ☆25Updated last year
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆58Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 4 months ago
- ☆26Updated 9 months ago
- ☆30Updated 3 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆55Updated 3 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆52Updated last month
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 6 months ago
- This is a repo to store circuit design datasets☆16Updated last year
- Implementation of hMETIS☆11Updated 2 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆66Updated 6 months ago