cupbop / CuPBoPLinks
A framework that support executing unmodified CUDA source code on non-NVIDIA devices.
☆138Updated 11 months ago
Alternatives and similar repositories for CuPBoP
Users that are interested in CuPBoP are comparing it to the libraries listed below
Sorting:
- ☆120Updated this week
- development repository for the open earth compiler☆81Updated 4 years ago
- The University of Bristol HPC Simulation Engine☆102Updated 3 months ago
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆145Updated last week
- TPP experimentation on MLIR for linear algebra☆141Updated 2 weeks ago
- IREE plugin repository for the AMD AIE accelerator☆115Updated last week
- ☆68Updated 6 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆117Updated 2 years ago
- Unofficial description of the CUDA assembly (SASS) instruction sets.☆188Updated 5 months ago
- ☆161Updated this week
- Fork of LLVM to support AMD AIEngine processors☆178Updated this week
- Conversions to MLIR EmitC☆134Updated last year
- Benchmark for measuring the performance of sparse and irregular memory access.☆82Updated 4 months ago
- ☆38Updated 3 years ago
- MLIR Sample dialect☆134Updated this week
- An out-of-tree MLIR dialect template.☆113Updated last year
- ☆41Updated 2 months ago
- ☆54Updated 6 years ago
- The missing pieces (as far as boilerplate reduction goes) of the upstream MLIR python bindings.☆116Updated last month
- LLVM OpenCL C compiler suite for ventus GPGPU☆58Updated last week
- LLVM/MLIR based compiler instrumentation of AMD GPU kernels☆21Updated 5 months ago
- ☆46Updated 6 months ago
- A lightweight, Pythonic, frontend for MLIR☆80Updated 2 years ago
- Dissecting NVIDIA GPU Architecture☆115Updated 3 years ago
- GPUOcelot: A dynamic compilation framework for PTX☆219Updated 10 months ago
- Polyhedral Parallel Code Generation (source repository: http://repo.or.cz/ppcg.git)☆131Updated 3 years ago
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆184Updated last week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆137Updated last month
- A simple profiler to count Nvidia PTX assembly instructions of OpenCL/SYCL/CUDA kernels for roofline model analysis.☆56Updated 9 months ago
- A repository where GPU applications are aggregated using a common build flow that supports multiple CUDA versions.☆85Updated last month