cupbop / CuPBoPLinks
A framework that support executing unmodified CUDA source code on non-NVIDIA devices.
☆136Updated 9 months ago
Alternatives and similar repositories for CuPBoP
Users that are interested in CuPBoP are comparing it to the libraries listed below
Sorting:
- ☆108Updated last week
- Unofficial description of the CUDA assembly (SASS) instruction sets.☆149Updated 3 months ago
- IREE plugin repository for the AMD AIE accelerator☆110Updated this week
- development repository for the open earth compiler☆80Updated 4 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆117Updated 2 years ago
- The University of Bristol HPC Simulation Engine☆99Updated last month
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆145Updated last week
- ☆64Updated 6 years ago
- ☆156Updated this week
- ☆38Updated 3 years ago
- MLIR Sample dialect☆131Updated 8 months ago
- Conversions to MLIR EmitC☆132Updated 10 months ago
- An out-of-tree MLIR dialect template.☆110Updated last year
- TPP experimentation on MLIR for linear algebra☆137Updated 3 weeks ago
- Fork of LLVM to support AMD AIEngine processors☆171Updated this week
- A repository where GPU applications are aggregated using a common build flow that supports multiple CUDA versions.☆80Updated last week
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- LLVM OpenCL C compiler suite for ventus GPGPU☆57Updated 2 weeks ago
- GPUOcelot: A dynamic compilation framework for PTX☆210Updated 8 months ago
- Data-Centric MLIR dialect☆43Updated 2 years ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆50Updated last week
- ☆44Updated 4 months ago
- MLIRX is now defunct. Please see PolyBlocks - https://docs.polymagelabs.com☆38Updated last year
- A lightweight, Pythonic, frontend for MLIR☆80Updated 2 years ago
- LLVM/MLIR based compiler instrumentation of AMD GPU kernels☆20Updated 3 months ago
- Benchmark for measuring the performance of sparse and irregular memory access.☆79Updated 2 months ago
- ☆40Updated 2 weeks ago
- The Riallto Open Source Project from AMD☆84Updated 6 months ago
- Example for running IREE in a bare-metal Arm environment.☆39Updated 2 months ago
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆176Updated this week