A framework that support executing unmodified CUDA source code on non-NVIDIA devices.
☆149Jan 3, 2025Updated last year
Alternatives and similar repositories for CuPBoP
Users that are interested in CuPBoP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CuPBoP-AMD is a CUDA translator that translates CUDA programs at NVVM IR level to HIP-compatible IR that can run on AMD GPUs.☆42Nov 19, 2023Updated 2 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆45Oct 25, 2021Updated 4 years ago
- ☆19Feb 9, 2026Updated 6 months ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆74Updated this week
- ☆28Oct 25, 2021Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Simulator code of the paper "Dissecting and Modeling the Architecture of Modern GPU Cores"☆110Oct 15, 2025Updated 10 months ago
- GPUOcelot: A dynamic compilation framework for PTX☆236Feb 9, 2025Updated last year
- a QEMU + gem5 co-simulation framework for AMD MI300X GPU research.☆61Aug 15, 2026Updated 2 weeks ago
- ☆21Oct 19, 2022Updated 3 years ago
- ☆2,231Updated this week
- ☆19Mar 8, 2025Updated last year
- Vortex Graphics☆100Oct 2, 2024Updated last year
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆21Apr 12, 2026Updated 4 months ago
- Computational Memory Neural Network Compiler☆11Aug 11, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆120May 11, 2023Updated 3 years ago
- ☆16May 9, 2022Updated 4 years ago
- ☆14May 8, 2025Updated last year
- ☆20Jan 13, 2026Updated 7 months ago
- RISCV C and Triton AI-Benchmark☆26Jan 28, 2026Updated 7 months ago
- This is the top-level repository for the Accel-Sim framework.☆659Updated this week
- A Symbolic Emulator for Shuffle Synthesis on the NVIDIA PTX Code☆16Mar 19, 2023Updated 3 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆28Aug 7, 2026Updated 3 weeks ago
- Computes the Henry coefficient of methane in IRMOF-1☆10Oct 5, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆34Sep 9, 2020Updated 5 years ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- A modeling library with virtual components for SystemC and TLM simulators☆202Updated this week
- Modular consitutive modeling library for structural materials☆19Jun 11, 2025Updated last year
- Benchmark PyTorch Custom Operators☆14Jul 6, 2023Updated 3 years ago
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆13Apr 1, 2022Updated 4 years ago
- A minimal in MLIR dialect along the lines of STG to represent laziness.☆17Jan 7, 2022Updated 4 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆940Aug 18, 2026Updated 2 weeks ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆25Apr 25, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆240Aug 22, 2026Updated last week
- Experimental OpenCL SPIR-V to OpenCL C translator☆29Mar 1, 2026Updated 6 months ago
- Synthesisable SIMT-style RISC-V GPGPU☆57Mar 30, 2026Updated 5 months ago
- ☆15Jun 17, 2025Updated last year
- Unofficial description of the CUDA assembly (SASS) instruction sets.☆243Jul 18, 2025Updated last year
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆22Nov 17, 2024Updated last year
- Architect's workbench☆11May 5, 2016Updated 10 years ago