Alternatives and similar repositories for CuPBoP:

Users that are interested in CuPBoP are comparing it to the libraries listed below

• ROCm / rocMLIR
  ☆141Updated this week
• intel / mlir-extensions
  Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.
  ☆134Updated this week
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆109Updated last year
• makslevental / nelli
  A lightweight, Pythonic, frontend for MLIR
  ☆81Updated last year
• polymage-labs / mlirx
  MLIRX is now defunct. Please see PolyBlocks - https://docs.polymagelabs.com
  ☆38Updated last year
• ROCm / rocWMMA
  rocWMMA
  ☆106Updated this week
• libxsmm / tpp-mlir
  TPP experimentation on MLIR for linear algebra
  ☆126Updated this week
• sunlex0717 / DissectingTensorCores
  ☆94Updated 11 months ago
• spcl / open-earth-compiler
  development repository for the open earth compiler
  ☆79Updated 4 years ago
• nod-ai / iree-amd-aie
  IREE plugin repository for the AMD AIE accelerator
  ☆87Updated this week
• tenstorrent / tt-mlir
  Tenstorrent MLIR compiler
  ☆118Updated this week
• makslevental / mlir-python-extras
  The missing pieces (as far as boilerplate reduction goes) of the upstream MLIR python bindings.
  ☆88Updated this week
• Xilinx / mlir-air
  ☆92Updated last week
• spcl / mlir-dace
  Data-Centric MLIR dialect
  ☆40Updated last year
• 0xD0GF00D / DocumentSASS
  Unofficial description of the CUDA assembly (SASS) instruction sets.
  ☆83Updated last month
• CRobeck / instrument-amdgpu-kernels
  LLVM/MLIR based compiler instrumentation of AMD GPU kernels
  ☆18Updated 2 weeks ago
• nod-ai / SHARK-ModelDev
  Unified compiler/runtime for interfacing with PyTorch Dynamo.
  ☆99Updated last month
• vortexgpgpu / NVPTX-SPIRV-Translator
  The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.
  ☆37Updated 3 years ago
• gthparch / CuPBoP-AMD
  CuPBoP-AMD is a CUDA translator that translates CUDA programs at NVVM IR level to HIP-compatible IR that can run on AMD GPUs.
  ☆36Updated last year
• sjfeng1999 / gpu-arch-microbenchmark
  Dissecting NVIDIA GPU Architecture
  ☆90Updated 2 years ago
• NVlabs / ptxmemorymodel
  ☆53Updated 5 years ago
• hpcgarage / spatter
  Benchmark for measuring the performance of sparse and irregular memory access.
  ☆75Updated this week
• carlushuang / gcnasm
  amdgpu example code in hip/asm
  ☆29Updated 2 months ago
• Lewuathe / mlir-hello
  MLIR Sample dialect
  ☆120Updated last month
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆40Updated 6 months ago
• microsoft / TileFusion
  TileFusion is an experimental C++ macro kernel template library that elevates the abstraction level in CUDA C for tile processing.
  ☆78Updated this week
• ROCm / amd_matrix_instruction_calculator
  A tool for generating information about the matrix multiplication instructions in AMD Radeon™ and AMD Instinct™ accelerators
  ☆82Updated this week
• ProjectPhysX / PTXprofiler
  A simple profiler to count Nvidia PTX assembly instructions of OpenCL/SYCL/CUDA kernels for roofline model analysis.
  ☆50Updated 3 weeks ago
• Meinersbur / ppcg
  Polyhedral Parallel Code Generation (source repository: http://repo.or.cz/ppcg.git)
  ☆125Updated 2 years ago
• hkust-adsl / gass
  ☆33Updated 3 years ago