myriadrf / LimeSDR-PCIe
☆37Updated 7 years ago
Alternatives and similar repositories for LimeSDR-PCIe:
Users that are interested in LimeSDR-PCIe are comparing it to the libraries listed below
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆38Updated 2 years ago
- AD936x+7Z020+USB HS dongle, In development...☆50Updated 3 years ago
- Lime Adaptive Digital Predistortion☆23Updated last year
- The FPGA design for the FreeSRP's Artix 7 FPGA☆24Updated 7 years ago
- FPGA development platform for high-performance RF and digital design☆32Updated 9 years ago
- GitHub Repository for iotSDR open source material☆33Updated last year
- A portable driver for the LMS7002M dual transceiver☆29Updated 3 years ago
- this project make nh7020 firmware☆32Updated 3 years ago
- AD9361 based USB3 SDR☆101Updated 7 years ago
- pynq framework for antsdr☆34Updated 9 months ago
- LoRa modulator implementation on Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio☆32Updated 3 weeks ago
- Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board☆103Updated 3 years ago
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆38Updated 4 months ago
- Prototype phase noise analyzer☆19Updated 4 years ago
- Cypress FX3 firmware for the USB 3.0 LimeSDR board☆66Updated 2 years ago
- LimeSDR-Mini board FPGA project☆60Updated 2 years ago
- ☆27Updated 5 years ago
- ESP8266 Xilinx Virtual Cable - wifi JTAG☆39Updated 3 years ago
- ADI Scripts for Linux images☆25Updated 2 weeks ago
- Documentation for the Lime Microsystems Field Programmable RF (FPRF) Transceiver IC☆33Updated 8 years ago
- FPGA based transmitter☆92Updated 7 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆22Updated 4 years ago
- Small footprint and configurable JESD204B core☆41Updated 2 months ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆84Updated 2 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆15Updated 11 years ago
- ☆12Updated 6 years ago
- Design files for sdr5 prototype (Zynq + AD9363)☆97Updated 5 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆87Updated 5 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago