analogdevicesinc / meta-adi
This is the Analog Devices Inc. Yocto/OpenEmbedded layer
☆40Updated last month
Alternatives and similar repositories for meta-adi:
Users that are interested in meta-adi are comparing it to the libraries listed below
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆63Updated 2 months ago
- ☆69Updated 9 months ago
- Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.☆59Updated last month
- Collection of Yocto Project layers to enable AMD Xilinx products☆154Updated last week
- ☆111Updated last month
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated last month
- ☆131Updated 2 weeks ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆67Updated 7 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆48Updated last year
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- MATLAB toolbox for ADI transceiver products☆62Updated last month
- This is a wiki and code sharing for ZYNQ☆71Updated 9 years ago
- Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP☆54Updated 2 months ago
- Linux device tree generator for the Xilinx SDK (Vivado > 2014.1)☆211Updated last week
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆100Updated 6 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆99Updated 10 months ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆85Updated 2 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆54Updated 8 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆64Updated 2 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆112Updated last month
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- Python productivity for RFSoC platforms☆67Updated 11 months ago
- MATLAB-based FIR filter and profile designer☆10Updated 8 years ago
- ☆85Updated 8 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Vivado build system☆68Updated 4 months ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆55Updated last week
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆113Updated 4 years ago
- Linux Driver for the Zynq FPGA DMA engine☆88Updated 10 years ago