Alternatives and similar repositories for meta-adi

Users that are interested in meta-adi are comparing it to the libraries listed below

• RHSResearchLLC / XilinxAR65444
  Repository for Xilinx PCIe DMA drivers
  ☆46Updated 7 years ago
• jacobfeder / axisfifo
  Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP
  ☆54Updated 5 months ago
• strath-sdr / rfsoc_qpsk
  PYNQ example of using the RFSoC as a QPSK transceiver.
  ☆103Updated 2 years ago
• Xilinx-Wiki-Projects / software-prototypes
  ☆69Updated 2 weeks ago
• OpenDGPS / zynq-axi-dma-sg
  Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020
  ☆54Updated 8 years ago
• Xilinx-Wiki-Projects / ZCU102-Ethernet
  Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.
  ☆71Updated 4 months ago
• Xilinx / meta-xilinx-tools
  Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.
  ☆63Updated last month
• imrickysu / ZYNQ-Cookbook
  This is a wiki and code sharing for ZYNQ
  ☆73Updated 9 years ago
• MicroPhase / antsdr_standalone
  Standalone application based on ADI hdl and no_OS for ANTSDR.
  ☆21Updated 3 months ago
• EttusResearch / fpga
  The USRP™ Hardware Driver FPGA Repository
  ☆291Updated 3 years ago
• Xilinx / meta-xilinx
  Collection of Yocto Project layers to enable AMD Xilinx products
  ☆163Updated this week
• analogdevicesinc / libad9361-iio
  IIO AD9361 library for filter design and handling, multi-chip sync, etc.
  ☆91Updated 2 weeks ago
• Xilinx / XilinxVirtualCable
  Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…
  ☆249Updated this week
• OpenResearchInstitute / dvb_fpga
  RTL implementation of components for DVB-S2
  ☆121Updated 2 years ago
• Xilinx / Embedded-Design-Tutorials
  ☆137Updated 2 months ago
• mathworks / xilinx-linux
  This repository contains Embedded Linux kernel source code for Xilinx devices.
  ☆23Updated 9 months ago
• imrickysu / ZYNQ-Custom-Board-Bring-Up-Guide
  This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…
  ☆69Updated 7 years ago
• open-sdr / openofdm
  Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
  ☆116Updated this week
• CospanDesign / nysa-sata
  ☆85Updated 8 years ago
• bmartini / zynq-xdma
  Linux Driver for the Zynq FPGA DMA engine
  ☆89Updated 10 years ago
• ultraembedded / core_ft60x_axi
  FTDI FT600 SuperSpeed USB3.0 to AXI bus master
  ☆94Updated 5 years ago
• dshekhalev / FEC
  FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)
  ☆109Updated last year
• Avnet / hdl
  ☆113Updated 3 months ago
• bmartini / zynq-axis
  Hardware, Linux Driver and Library for the Zynq AXI DMA interface
  ☆101Updated 6 years ago
• Xilinx / RFSoC-PYNQ
  Python productivity for RFSoC platforms
  ☆78Updated 3 weeks ago
• strath-sdr / rfsoc_sam
  RFSoC Spectrum Analyser Module on PYNQ.
  ☆82Updated last year
• BerkeleyLab / XVC-FTDI-JTAG
  Xilinx virtual cable server for generic FTDI 4232H.
  ☆58Updated last year
• strath-sdr / rfsoc_ofdm
  PYNQ example of an OFDM Transmitter and Receiver on RFSoC.
  ☆50Updated 2 years ago
• derekmulcahy / xvcpi
  Xilinx Virtual Cable Server for Raspberry Pi
  ☆115Updated 3 years ago
• BBN-Q / VHDL-JESD204b
  JESD204b modules in VHDL
  ☆30Updated 6 years ago