This is the Analog Devices Inc. Yocto/OpenEmbedded layer
☆53Jun 29, 2026Updated 2 months ago
Alternatives and similar repositories for meta-adi
Users that are interested in meta-adi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ADI Scripts for Linux images☆30Jul 22, 2026Updated last month
- The implementation of AD9371 on KC705☆21Jun 10, 2025Updated last year
- Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.☆71Jul 22, 2026Updated last month
- MATLAB toolbox for ADI high speed converter products☆25Updated this week
- Upstream focused ADI Linux kernel tree (see README.md on ci branch)☆648Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆20Jun 16, 2026Updated 2 months ago
- DDS AD9959驱动程序及硬件设计文件☆11Feb 27, 2020Updated 6 years ago
- A cross platform library for interfacing with local and remote Linux IIO devices☆630Updated this week
- A FRONTEND Interfaces compliant device for the USRP that requires the UHD host code and supporting libraries to be installed☆17Sep 7, 2018Updated 7 years ago
- ☆21Apr 24, 2023Updated 3 years ago
- IIO blocks for GNU Radio☆106Jun 30, 2023Updated 3 years ago
- A low cost, lightweight autonomous LTE network, building upon virtualization techniques and open source software stacks.☆19Jun 9, 2020Updated 6 years ago
- DDS board using the 1GSPS AD9910.☆19Dec 11, 2018Updated 7 years ago
- HDL libraries and projects☆2,001Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- This repository contains Embedded Linux kernel source code for Xilinx devices.☆25Aug 19, 2025Updated last year
- Python interfaces for ADI hardware with IIO drivers (aka peyote)☆239Updated this week
- MATLAB toolbox for ADI transceiver products☆70Aug 10, 2026Updated 3 weeks ago
- Upstream focused ADI Buildroot tree (see analogdevicesinc/br2-external for ADI releases)☆60Updated this week
- 无人机信号破解技术。☆27Jul 28, 2024Updated 2 years ago
- Cross-Domain DPA Attack on SAML11☆17Jul 14, 2019Updated 7 years ago
- Software drivers in C for systems without an operating system☆1,397Updated this week
- ☆22Nov 16, 2017Updated 8 years ago
- ☆20Mar 3, 2026Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Projects and Labs for the Parallel Programming for FPGAs book☆24Dec 3, 2025Updated 8 months ago
- LEIA: the Lab Embedded ISO7816 Analyzer A Custom Smartcard Reader for the ChipWhisperer PCB☆23Nov 9, 2021Updated 4 years ago
- VHDL Modules☆24Mar 16, 2015Updated 11 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Mar 10, 2022Updated 4 years ago
- MurPhySDR is an open source software-defined radio platform based on the AD9364 transceiver IC.☆13Jul 9, 2024Updated 2 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆29Mar 27, 2025Updated last year
- Simple IIO FM Radio receive example☆16Jul 21, 2026Updated last month
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Pythonista class for iOS multipeer connectivity☆15Mar 29, 2020Updated 6 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆63Mar 15, 2024Updated 2 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆45Sep 9, 2024Updated last year
- ☆28Sep 25, 2025Updated 11 months ago
- An attempt to synthesize GPS signals in FPGA logic.☆19Feb 17, 2026Updated 6 months ago
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 5 months ago
- ☆11May 27, 2014Updated 12 years ago