analogdevicesinc / meta-adi
This is the Analog Devices Inc. Yocto/OpenEmbedded layer
☆38Updated this week
Alternatives and similar repositories for meta-adi:
Users that are interested in meta-adi are comparing it to the libraries listed below
- ☆63Updated 6 months ago
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆58Updated last month
- PYNQ example of using the RFSoC as a QPSK transceiver.☆94Updated last year
- RFSoC QSFP Data Offload Design with GNU Radio☆17Updated last month
- Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP☆51Updated 3 years ago
- ☆117Updated last week
- Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.☆56Updated 2 weeks ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆64Updated 7 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- MATLAB-based FIR filter and profile designer☆10Updated 7 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆90Updated 4 years ago
- ☆64Updated 6 months ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- ☆107Updated last month
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- Building Linux System Software with Xilinx Vitis 2022.1 and Buildroot for Zynq 7000 / ZynqMP platforms.☆17Updated 9 months ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals☆18Updated last year
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆19Updated last year
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆230Updated 8 months ago
- This is a wiki and code sharing for ZYNQ☆71Updated 8 years ago
- Verilog digital signal processing components☆120Updated 2 years ago
- Python productivity for RFSoC platforms☆61Updated 7 months ago
- DPLL for phase-locking to 1PPS signal☆28Updated 8 years ago
- Linux device tree generator for the Xilinx SDK (Vivado > 2014.1)☆206Updated 2 months ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆54Updated last month
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Repository for Xilinx PCIe DMA drivers☆40Updated 6 years ago