arm-university / SoC-design-and-prototyping-Research-Enablement-Kit
SoC design & prototyping
☆10Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for SoC-design-and-prototyping-Research-Enablement-Kit
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- ☆16Updated last year
- ☆26Updated 5 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆23Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆12Updated 9 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- Xilinx AXI VIP example of use☆32Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆59Updated last month
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆9Updated last year
- Verilog Fundamentals Explained for Beginners and Professionals☆18Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆37Updated 11 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆18Updated last month
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆18Updated 6 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- System Verilog BootCamp☆22Updated 2 years ago
- ☆26Updated 7 months ago
- EE 260 Winter 2017: Advanced VLSI Design☆59Updated 7 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆34Updated 2 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆22Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆46Updated 7 months ago
- Implementing Different Adder Structures in Verilog☆60Updated 5 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆12Updated last year
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆10Updated 8 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆12Updated 6 months ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆21Updated 6 years ago
- A 2D convolution hardware implementation written in Verilog☆42Updated 3 years ago