arm-university / SoC-design-and-prototyping-Research-Enablement-Kit
SoC design & prototyping
☆9Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for SoC-design-and-prototyping-Research-Enablement-Kit
- ☆26Updated 5 years ago
- Verilog Fundamentals Explained for Beginners and Professionals☆18Updated last year
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆18Updated last month
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆14Updated 3 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆23Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆45Updated 6 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆55Updated 4 years ago
- ☆37Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆47Updated 4 months ago
- Xilinx AXI VIP example of use☆31Updated 3 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- HLS for Networks-on-Chip☆30Updated 3 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆12Updated 9 months ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆58Updated 7 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆35Updated 11 months ago
- Algorithmic C Machine Learning Library☆22Updated 3 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- ☆22Updated 5 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆15Updated 8 months ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆12Updated 6 months ago
- Implementing Different Adder Structures in Verilog☆61Updated 5 years ago
- This is the repository for the IEEE version of the book☆49Updated 4 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆31Updated last year
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆9Updated last year
- DUTH RISC-V Microprocessor☆19Updated this week