☆15May 21, 2026Updated 2 months ago
Alternatives and similar repositories for FPGA-Hardware-NN-Accelerator
Users that are interested in FPGA-Hardware-NN-Accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆19Jun 26, 2026Updated 3 weeks ago
- ☆15Jul 14, 2026Updated last week
- Embedding billion-scale networks accurately in one hour (TKDE paper 2023)☆11Sep 26, 2023Updated 2 years ago
- Eyeriss Hardware Accelerator for Machine Learning☆13May 29, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators☆11Dec 26, 2023Updated 2 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- SJTU CS2951 Computer Architecture Course Project, A Verilog HDL implemented RISC-V CPU.☆11Jan 15, 2022Updated 4 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆63Jul 31, 2024Updated last year
- study uvm step by step☆11Mar 28, 2019Updated 7 years ago
- ☆13Feb 9, 2023Updated 3 years ago
- [NeurIPS 2024] BLAST: Block Level Adaptive Structured Matrix for Efficient Deep Neural Network Inference☆18Nov 6, 2024Updated last year
- Hardware Accelerators on FPGA for Computer Vision Applications☆15Dec 16, 2025Updated 7 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- MAC system with IEEE754 compatibility☆14Nov 22, 2023Updated 2 years ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- 32-bit RISC-V based processor with memory controler☆16Sep 2, 2022Updated 3 years ago
- ☆17Jul 30, 2024Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆50Oct 14, 2022Updated 3 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- BrightEyes Time-tagging module: open-source hardware, a time to digital converter, multi channels, with a resolution of 30 ps designed fo…☆19Oct 30, 2023Updated 2 years ago
- 一个JPEG有损图像压缩编码器☆13May 22, 2023Updated 3 years ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆19May 12, 2026Updated 2 months ago
- Course Project for High Level Chip Design （高层次芯片设计）☆18Jan 2, 2025Updated last year
- Ultra low-noise current controller for laser diodes☆24Sep 16, 2019Updated 6 years ago
- 32-bit Pipelined RISC-V CPU Based on RV32I & RV32M including Forwarding, Hazard, Flush, Brach Predictor and two L1 Cache to transmiss dat…☆15May 31, 2026Updated last month
- Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - analog, mixed signal and custom GDS projects☆19May 31, 2026Updated last month
- C++ SystemC Implementation of a Systolic Array☆16May 15, 2020Updated 6 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- ☆20Oct 11, 2023Updated 2 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Optics simulation in Julia using geometrical and Gaussian beamlet tracing – simulate lasers, beam propagation, and simple optical systems…☆17Jun 27, 2026Updated 3 weeks ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆20Apr 7, 2026Updated 3 months ago
- A comprehensive guide to RISC-V architecture from ISA fundamentals to system design. Licensed under CC BY 4.0.☆18Jan 25, 2026Updated 5 months ago
- Port of ciccreator to Python☆20May 5, 2026Updated 2 months ago
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆16Dec 9, 2025Updated 7 months ago
- ☆23Feb 21, 2025Updated last year
- 《CPU设计实战》汪文祥 全书代码 完整版 Loongarch版☆18May 14, 2026Updated 2 months ago