☆19May 21, 2026Updated 5 months ago
Alternatives and similar repositories for FPGA-Hardware-NN-Accelerator
Users that are interested in FPGA-Hardware-NN-Accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Present Crypto Engine in Verilog☆13Feb 27, 2016Updated 10 years ago
- Accelerator for MatmulFree LLM algorithm☆14Oct 22, 2026Updated last week
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆29Sep 15, 2026Updated last month
- AnalogStudio is a comprehensive, professional-grade Electronic Design Automation (EDA) software suite developed by Algo Science Lab for d…☆20Jul 22, 2026Updated 3 months ago
- Multicore SoC based on the serv core☆14Dec 18, 2025Updated 10 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A variant of Tinyhttpd.☆12Jan 30, 2026Updated 9 months ago
- Embedding billion-scale networks accurately in one hour (TKDE paper 2023)☆11Sep 26, 2023Updated 3 years ago
- ☆14Jun 21, 2026Updated 4 months ago
- Browser-native, GPU-accelerated editor for very large hierarchical 2D IC-layout scenes, written in Rust (native and WebAssembly).☆16Aug 23, 2026Updated 2 months ago
- ☆11Jan 1, 2024Updated 2 years ago
- This repo contains a parameterizable TPU-like design (in Verilog) that will be overlayed onto an FPGA (probably PYNQ). We plan to add thi…☆15Jul 17, 2022Updated 4 years ago
- IC implementation of Systolic Array for TPU☆379Oct 21, 2024Updated 2 years ago
- ☆13Feb 9, 2023Updated 3 years ago
- Tutorial on how to run object detection on fpga☆11Jul 14, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 3 years ago
- This repository contains the design and implementation of a Spiking Neural Network (SNN) Processor. Spiking Neural Networks are a biologi…☆12Oct 19, 2024Updated 2 years ago
- Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators☆11Dec 26, 2023Updated 2 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆79Jul 31, 2024Updated 2 years ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 7 years ago
- Eyeriss Hardware Accelerator for Machine Learning☆13May 29, 2022Updated 4 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- ☆12Jan 31, 2023Updated 3 years ago
- 32-bit RISC-V based processor with memory controler☆16Sep 2, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SM4加密解密算法Verilog代码实现☆13Jun 5, 2024Updated 2 years ago
- UESTC 校园网自动登录☆13Dec 10, 2025Updated 10 months ago
- 32-bit Pipelined RISC-V CPU Based on RV32I & RV32M including Forwarding, Hazard, Flush, Brach Predictor and two L1 Cache to transmiss dat…☆15Sep 15, 2026Updated last month
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆12Sep 30, 2020Updated 6 years ago
- AXI-Stream USB 2.0 HS Device Bridge (Verilog)☆16Apr 17, 2025Updated last year
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆16Dec 9, 2025Updated 10 months ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- 一个JPEG有损图像压缩编码器☆13May 22, 2023Updated 3 years ago
- ☆23Sep 28, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- BrightEyes Time-tagging module: open-source hardware, a time to digital converter, multi channels, with a resolution of 30 ps designed fo…☆20Oct 30, 2023Updated 3 years ago
- ☆17Jul 30, 2024Updated 2 years ago
- ☆23Feb 21, 2025Updated last year
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆47Sep 26, 2023Updated 3 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆52Oct 14, 2022Updated 4 years ago
- ☆20Oct 11, 2023Updated 3 years ago