anishagartia / Cache-Coherence
Implementation of MI, MSI, MESI, MOSI, MOESI, MOESIF protocols in Cache Coherence
☆16Updated 8 years ago
Alternatives and similar repositories for Cache-Coherence:
Users that are interested in Cache-Coherence are comparing it to the libraries listed below
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Updated 10 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- SystemC training aimed at TLM.☆28Updated 4 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆19Updated 4 years ago
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- ☆26Updated 5 years ago
- matrix-coprocessor for RISC-V☆14Updated this week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆25Updated 2 weeks ago
- ☆43Updated 6 years ago
- Ratatoskr NoC Simulator☆24Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- Advanced Architecture Labs with CVA6☆58Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆27Updated 6 months ago
- Branch Predictor Optimization for BlackParrot☆15Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated this week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆18Updated last week
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- ☆21Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeli…☆21Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- An almost empty chisel project as a starting point for hardware design☆30Updated 2 months ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆10Updated 6 years ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆28Updated 9 months ago
- Gem5 with PCI Express integrated.☆17Updated 6 years ago
- ☆11Updated 4 months ago