Firmware IRIG-B decoder
☆29Dec 14, 2022Updated 3 years ago
Alternatives and similar repositories for irig-decoder
Users that are interested in irig-decoder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Global Positioning System (GPS) Disciplined Oscillator (DO)☆16Jan 3, 2021Updated 5 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 8 months ago
- port "gps sdr sim" to widnows and make it easy to use☆15Oct 2, 2025Updated 9 months ago
- HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。☆15Jun 9, 2023Updated 3 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- Using Software Designed Radio to transmit & receive FM signal☆49Apr 2, 2018Updated 8 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- ☆31Jun 16, 2024Updated 2 years ago
- 这是一个完全开源的四轴飞行器框架，包含了原理图和飞控源码☆10Apr 7, 2022Updated 4 years ago
- 51单片机控制的智能小车☆13Feb 23, 2016Updated 10 years ago
- 渠道打包工具,可视化打包工具 -> (100个渠道包只需要10秒钟 )由作者//github.com/mcxiaoke 的 https://github.com/mcxiaoke/packer-ng-plugin 项目拓展而来,并解决渠道文件由于BOM编码导致的渠道信息乱码…☆13Jun 14, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 11 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆17Apr 17, 2021Updated 5 years ago
- tang-nano-4K mini samples☆15Feb 1, 2022Updated 4 years ago
- Verilog Implementation of SM4 s-box☆22Jun 24, 2019Updated 7 years ago
- This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).☆13Apr 16, 2024Updated 2 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆29Mar 27, 2025Updated last year
- An implement of cpbitmap to png☆19Apr 13, 2026Updated 2 months ago
- STM32 letter shell☆18Jul 22, 2018Updated 7 years ago
- ☆27Mar 25, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SRT (Secure Reliable Transport) Swift wrapper☆15Sep 7, 2022Updated 3 years ago
- CRC Theory and Implement. explain initial value of CRC☆16Feb 26, 2021Updated 5 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- FFMPEG compiled from source with all options including NewTek NDI®.☆19Mar 28, 2019Updated 7 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 6 months ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- Parallel Redundancy Protocol (PRP version 1) software implementation☆14Apr 28, 2021Updated 5 years ago
- Hardware Security Labs☆31May 3, 2017Updated 9 years ago
- Verilog code for scanning a four by four matrix keypad.☆13May 26, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- LiteOS kernel for embedded devices with rich resources | 适用于资源较丰富嵌入式设备的LiteOS内核☆28Updated this week
- 简易的flash模拟eeprom程序，支持磨损平衡，支持掉电安全☆17Dec 22, 2021Updated 4 years ago
- Streaming video over USB 3.0 using MAX10 FPGA and CYUSB3014 synchronous slave mode.☆23Dec 1, 2021Updated 4 years ago
- Yet Another VHDL tool☆30May 15, 2017Updated 9 years ago
- Android 投屏到电脑上，类似vysor。不需要网连数据线，延时小。原理是电脑上布一个socket.io服务器；手机通过socket.io连接到自己布置的局域网服务器，然后通过ImageRedaer不断截屏，将画片发送到局域网服务器。最后一步就是电脑的显示，服务器上获得…☆25Dec 31, 2019Updated 6 years ago
- 16-Point FFT is developed in order to accurately model that of the MATLAB function. . The module successfully tested using verilog testbe…☆19May 27, 2016Updated 10 years ago
- development interface mil-std-1553b for system on chip☆26Feb 2, 2018Updated 8 years ago