jkelley / irig-decoderLinks
Firmware IRIG-B decoder
☆26Updated 2 years ago
Alternatives and similar repositories for irig-decoder
Users that are interested in irig-decoder are comparing it to the libraries listed below
Sorting:
- Vivado诸多IP,包括图像处理等☆226Updated last year
- 8b10b Encoder/Decoder☆11Updated 11 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- Verilog module for calculation of FFT.☆180Updated 13 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- FPGA Technology Exchange Group相关文件管理☆47Updated last week
- FPGA☆127Updated 5 years ago
- Gigabit Ethernet UDP communication driver☆79Updated 6 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago
- I2C Master and Slave☆38Updated 10 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆72Updated 3 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆132Updated 3 weeks ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆132Updated last year
- SPI Slave for FPGA in Verilog and VHDL☆210Updated last year
- ☆139Updated 10 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 7 years ago
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 7 years ago
- 视频旋转(2019FPGA大赛)☆35Updated 5 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆72Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆248Updated last year
- image processing based FPGA☆113Updated 4 years ago
- ☆31Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆59Updated 6 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- ☆73Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Hardware Assisted IEEE 1588 IP Core☆31Updated 11 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆187Updated last year