jkelley / irig-decoderLinks
Firmware IRIG-B decoder
☆26Updated 2 years ago
Alternatives and similar repositories for irig-decoder
Users that are interested in irig-decoder are comparing it to the libraries listed below
Sorting:
- Vivado诸多IP,包括图像处理等☆232Updated last year
- Gigabit Ethernet UDP communication driver☆80Updated 6 years ago
- 8b10b Encoder/Decoder☆12Updated 11 years ago
- ☆31Updated 6 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆132Updated last month
- FPGA Technology Exchange Group相关文件管理☆54Updated last month
- SPI Slave for FPGA in Verilog and VHDL☆216Updated last year
- FPGA和USB3.0桥片实现USB3.0通信☆77Updated 4 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆75Updated last year
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆98Updated last year
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago
- I2C Master and Slave☆37Updated 10 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 6 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 7 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆93Updated 8 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆140Updated last year
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆123Updated 2 years ago
- FPGA☆126Updated 5 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Updated 11 years ago
- SPI Master for FPGA - VHDL and Verilog☆313Updated 2 years ago
- ☆141Updated 10 years ago
- Verilog module for calculation of FFT.☆190Updated 13 years ago
- a simple FPGA xdma demo based Memblaze☆21Updated 2 years ago
- ☆144Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆61Updated 6 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- ☆74Updated 4 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆53Updated 4 years ago
- fpga i2c slave verilog hdl rtl☆15Updated 10 years ago