jkelley / irig-decoder
Firmware IRIG-B decoder
☆23Updated last year
Related projects ⓘ
Alternatives and complementary repositories for irig-decoder
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- ☆28Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆45Updated 2 years ago
- FPGA Technology Exchange Group相关文件管理☆39Updated last year
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 7 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆63Updated 5 months ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆39Updated 3 years ago
- Gigabit Ethernet UDP communication driver☆71Updated 5 years ago
- Interface Protocol in Verilog☆47Updated 5 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆67Updated 2 years ago
- I2C Master and Slave☆29Updated 9 years ago
- AD7606 driver verilog☆37Updated 5 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆54Updated 2 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆75Updated 4 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆60Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆44Updated 2 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆81Updated 7 years ago
- Vivado诸多IP,包括图像处理等☆161Updated 3 months ago
- fpga i2c slave verilog hdl rtl☆11Updated 8 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆82Updated 3 months ago
- Hardware Assisted IEEE 1588 IP Core☆23Updated 10 years ago
- 视频旋转(2019FPGA大赛)☆29Updated 4 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆52Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆26Updated 3 years ago
- FPGA☆116Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆67Updated 3 years ago