jkelley / irig-decoderLinks
Firmware IRIG-B decoder
☆25Updated 2 years ago
Alternatives and similar repositories for irig-decoder
Users that are interested in irig-decoder are comparing it to the libraries listed below
Sorting:
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- 8b10b Encoder/Decoder☆11Updated 10 years ago
- ☆31Updated 5 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆66Updated 3 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- Gigabit Ethernet UDP communication driver☆77Updated 5 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆93Updated 9 months ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆46Updated 3 years ago
- 视频旋转(2019FPGA大赛)☆34Updated 5 years ago
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 7 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- Hardware Assisted IEEE 1588 IP Core☆29Updated 10 years ago
- FPGA Technology Exchange Group相关文件管理☆45Updated last month
- AD7606 driver verilog☆41Updated 6 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆54Updated 3 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago
- fpga i2c slave verilog hdl rtl☆13Updated 9 years ago
- Vivado诸多IP,包括图像处理等☆209Updated 10 months ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆72Updated last year
- ☆70Updated 3 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆90Updated 7 years ago
- FPGA☆125Updated 5 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 6 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆125Updated last year
- FFT implement by verilog_测试验证已通过☆57Updated 8 years ago
- FPGA based 30ps RMS TDCs☆84Updated 7 years ago
- I2C Master and Slave☆34Updated 9 years ago