lulf0020 / Behavior-modeling-of-PLLLinks
MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/
☆10Updated 3 years ago
Alternatives and similar repositories for Behavior-modeling-of-PLL
Users that are interested in Behavior-modeling-of-PLL are comparing it to the libraries listed below
Sorting:
- ☆14Updated 2 years ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆19Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆25Updated 6 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆35Updated 2 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆78Updated 2 years ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆13Updated 3 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 7 years ago
- Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology.☆35Updated 3 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆33Updated 4 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆29Updated 3 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆14Updated last year
- LMS sound filtering by Verilog☆43Updated 5 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆29Updated 5 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆35Updated 6 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆36Updated 3 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆184Updated last year
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆12Updated 6 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆25Updated 4 years ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆26Updated last year
- Model SAR ADC with python!☆22Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆38Updated 4 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆46Updated 9 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆67Updated 7 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Updated 6 years ago
- USB2.0 Device Controller IP Core☆13Updated 2 years ago
- Python library for SerDes modelling☆74Updated last year