lulf0020 / Behavior-modeling-of-PLLView external linksLinks
MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/
☆10Feb 4, 2022Updated 4 years ago
Alternatives and similar repositories for Behavior-modeling-of-PLL
Users that are interested in Behavior-modeling-of-PLL are comparing it to the libraries listed below
Sorting:
- MATLAB Implementation of a Digital PLL☆17Aug 15, 2016Updated 9 years ago
- Model SAR ADC with python!☆22Jul 8, 2022Updated 3 years ago
- All digital PLL☆28Dec 19, 2017Updated 8 years ago
- RC Car Modelling and Trajectory Tracking Control☆28Nov 8, 2021Updated 4 years ago
- ☆12Aug 25, 2022Updated 3 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆13Updated this week
- Cython implementation of Moattar and Homayounpour's Voice Activity Detection (VAD) algorithm fast enough for real-time on an RPi 3.☆12Aug 18, 2018Updated 7 years ago
- Low-Computation Egocentric Barcode Detector for the Blind☆10Jun 9, 2017Updated 8 years ago
- A MATLAB and Simulink project. Includes controller design, Simscape simulation, and sensor fusion for state estimation. By: Matteo Liguor…☆10Jun 9, 2023Updated 2 years ago
- ☆14Jun 28, 2022Updated 3 years ago
- OpenGL ES 2.0 soft rendering pipeline implemented in C++.☆11Aug 15, 2019Updated 6 years ago
- 便于移植的makefile模板☆11May 2, 2019Updated 6 years ago
- All Digital Phase-Locked Loop☆12May 22, 2023Updated 2 years ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆14Oct 20, 2022Updated 3 years ago
- Elements Software Development Kit☆13Jan 8, 2026Updated last month
- CircuitPython module for the MCP4725 12-bit digital to analog converter.☆11Oct 20, 2025Updated 3 months ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆12Jul 3, 2025Updated 7 months ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- An Equivalent Circuit model Impedance Fitting program☆12Jan 4, 2022Updated 4 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- Frequency-Dependent Adaptive Filtering Double Talk Detector.☆12Mar 26, 2020Updated 5 years ago
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 4 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- Using Doxygen to Document C++ Libraries☆11Aug 4, 2020Updated 5 years ago
- Mixed-Radix DIT FFT in C++11☆13Aug 27, 2018Updated 7 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 4 years ago
- speech enhancement algorithms for microphone arrays☆15May 12, 2020Updated 5 years ago
- Empirical Evaluation of Speaker Adaptation on DNN based Acoustic Model☆13Nov 25, 2019Updated 6 years ago
- An attempt at MathWorks' Excellence in Innovation Project 208☆15Feb 11, 2022Updated 4 years ago
- ☆15Jun 22, 2023Updated 2 years ago
- USB2.0 Device Controller IP Core☆14Aug 18, 2023Updated 2 years ago
- ☆14Aug 31, 2025Updated 5 months ago
- Implementation of tappped delay line TDC on FPGA☆13Dec 28, 2022Updated 3 years ago
- Time to Digital Converter on an FPGA☆18Oct 8, 2020Updated 5 years ago
- voice active detection (python ver/simple and easy-to-use)☆12May 1, 2017Updated 8 years ago
- Repeat and capture the video signal with Digilent Arty-A7 and a video extender board.☆15May 2, 2021Updated 4 years ago
- STM32 F4 based Active Noise Control for specially developed PCB board.☆17Mar 19, 2021Updated 4 years ago
- This is an empty repository☆44Nov 20, 2024Updated last year