☆46Jun 18, 2024Updated last year
Alternatives and similar repositories for inference-server
Users that are interested in inference-server are comparing it to the libraries listed below
Sorting:
- XRM (Xilinx FPGA Resource Manager) Document:☆25Nov 13, 2023Updated 2 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- Artifacts of EVT ASPLOS'24☆30Mar 6, 2024Updated 2 years ago
- Examples for iCE5LP4K FPGA: BRAM, SPI, flash, DSP, and other basic examples☆21Feb 24, 2024Updated 2 years ago
- Prototype for a SPIR-V assembler and dissasembler. It provides a composable Java interface for generating SPIR-V code at runtime.☆13Oct 31, 2025Updated 4 months ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 3 months ago
- ☆13Aug 28, 2025Updated 6 months ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆23Oct 29, 2025Updated 4 months ago
- An agent for CUDA compute-communication kernel co-design☆32Mar 11, 2026Updated last week
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Jul 24, 2024Updated last year
- Intel® SHMEM - Device initiated shared memory based communication library☆32Nov 12, 2025Updated 4 months ago
- Context Hub Runtime Environment (CHRE)☆10Mar 13, 2026Updated last week
- ☆10Nov 15, 2023Updated 2 years ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆593Updated this week
- ☆128Updated this week
- PYNQ Composabe Overlays☆75Jun 17, 2024Updated last year
- TAO best practices. How to adapt for a new domain, new classes, and generalize the model with a small dataset using Nvidia's TAO toolkit☆25May 17, 2022Updated 3 years ago
- ☆14Jan 22, 2026Updated last month
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated 3 weeks ago
- Asynchronous Task and Memory Interface, or ATMI, is a runtime framework and programming model for heterogeneous CPU-GPU systems. It provi…☆68Feb 15, 2024Updated 2 years ago
- This is a collection of works and information on neuromorphic/ neuro-inspired computing.☆18Nov 16, 2019Updated 6 years ago
- oneAPI Data Parallel C++ (DPC++) language reference☆26Nov 18, 2022Updated 3 years ago
- RTL and python for using the ADAU1761 audio codec on the Pynq-Z2 board from TUL☆13Dec 9, 2020Updated 5 years ago
- ResNet implementation in Julia☆12Feb 5, 2022Updated 4 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Nov 12, 2024Updated last year
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- Run Time for AIE and FPGA based platforms☆649Updated this week
- My experiments on using OpenCL on the Google Coral Dev board☆12Aug 7, 2020Updated 5 years ago
- The official code of paper "OMS-DPM: Optimizing Model Schedule for Diffusion Probabilistic Model" accepted by ICML 2023☆24Oct 11, 2023Updated 2 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆246Mar 10, 2026Updated last week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆102Jun 30, 2025Updated 8 months ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- Seamless Numpy-UBlas interoperability☆12Aug 6, 2018Updated 7 years ago
- TiledLower is a Dataflow Analysis and Codegen Framework written in Rust.☆13Nov 23, 2024Updated last year
- VNx: Vitis Network Examples☆157Aug 25, 2025Updated 6 months ago
- Optimizations on Graph500☆10Jul 15, 2016Updated 9 years ago
- LDPC decoders for ARM processor☆12Jul 23, 2021Updated 4 years ago
- development repository for the open earth compiler☆82Feb 19, 2021Updated 5 years ago
- A list of all public EEG-datasets.☆15Apr 21, 2025Updated 11 months ago