cryptographic keystream generators in pure Verilog.
☆53Oct 16, 2026Updated 2 weeks ago
Alternatives and similar repositories for CipherCore
Users that are interested in CipherCore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A minimal neuromorphic chip design in SystemVerilog to learn how brain-inspired computing works from the ground up.☆29Mar 30, 2026Updated 7 months ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 4 years ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆25Oct 17, 2026Updated last week
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆19Apr 26, 2026Updated 6 months ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A progressive set of 100 VHDL projects, from logic gates to a simple CPU and SoC.☆90Sep 15, 2025Updated last year
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- Hardware Formal Verification☆18Aug 10, 2020Updated 6 years ago
- HBS (Hardware Build System) - the build system for hardware description projects.☆13Jul 26, 2026Updated 3 months ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- Spiking neural network hardware for 7-Series FPGAs☆36Aug 31, 2025Updated last year
- A Configurable Deep Neural Network Accelerator built from scratch on the Basys3 FPGA☆31Sep 13, 2026Updated last month
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆31Mar 5, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆294Updated this week
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆37Sep 6, 2024Updated 2 years ago
- FPGA environment as code!☆14Oct 14, 2026Updated 2 weeks ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- ☆14Feb 1, 2025Updated last year
- This repo hold information on the open-standard OVP APIs☆21Dec 11, 2025Updated 10 months ago
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 4 months ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 9 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- verilog example to drive PCM5102 DAC with FPGA☆19Apr 30, 2018Updated 8 years ago
- ☆139Sep 2, 2023Updated 3 years ago
- IHP SG13CMOS5L PDK☆19Sep 23, 2026Updated last month
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆75Jan 30, 2026Updated 9 months ago
- An unnecessarily tiny and minimal implementation of GPT-2 in NumPy.☆11Feb 12, 2023Updated 3 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- RTL code of some arbitration algorithm☆16Oct 10, 2026Updated 2 weeks ago
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ASIC implementation flow infrastructure, successor to OpenLane☆609Updated this week
- ☆16Aug 11, 2026Updated 2 months ago
- Tiny Tapeout GDS Action (using LibreLane)☆29Updated this week
- My dotfiles☆13Updated this week
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆21Jun 17, 2020Updated 6 years ago
- ☆49Apr 7, 2024Updated 2 years ago
- Ibex RISC-V core extended with hardware acceleration of cryptography functions☆14May 10, 2024Updated 2 years ago