☆55Aug 10, 2025Updated last year
Alternatives and similar repositories for v2_npu_tutorial
Users that are interested in v2_npu_tutorial are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design a Low-cost-AI-Accelerator based on Google's Tensor Processing Unit Version 1 in TSMC 16nm☆23Sep 27, 2026Updated last month
- ☆34Jul 30, 2025Updated last year
- A complete cocotb + VCS + Verdi + Vivado verification environment☆10Nov 25, 2025Updated 11 months ago
- 自建 chisel 工程模板☆16Jul 19, 2023Updated 3 years ago
- Deploy llama2.c on the OpenLA500 SoC with custom AI accelerator (FPGA)☆24Jun 16, 2026Updated 4 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆41Aug 13, 2024Updated 2 years ago
- ☆12Apr 16, 2020Updated 6 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- ☆13Oct 3, 2026Updated last month
- A systemverilog/UVM/Makefile testbench for Rocket RISC-V SoCs☆11Jun 19, 2020Updated 6 years ago
- opensource NPU for LLM inference (this run gpt2)☆295Feb 16, 2026Updated 8 months ago
- FPGA学习 数字IC前端学习 Verilog语言☆11Feb 21, 2024Updated 2 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆18May 17, 2024Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MX Systolic Arrays on FPGAs☆14Oct 26, 2026Updated last week
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- The official NaplesPU hardware code repository☆37Jul 27, 2019Updated 7 years ago
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆19Dec 23, 2025Updated 10 months ago
- Small API for visual tracking for testing different tracking techniques. Based on OpenCV 3.0☆10Feb 5, 2014Updated 12 years ago
- Neural Engine, 16 input channels☆20Oct 31, 2022Updated 4 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 9 years ago
- ☆12May 13, 2025Updated last year
- ☆12May 17, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 6 months ago
- practice configure AHB-Lite bus protocol☆20Mar 11, 2019Updated 7 years ago
- HQEMU v2.5.1 is a retargetable and multi-threaded dynamic binary translator on multicores☆26Mar 21, 2018Updated 8 years ago
- Accelerator RTL inspired by VEGETA [HPCA'23] and MicroScopiQ [ISCA'25]☆17Nov 11, 2025Updated 11 months ago
- ☆22Oct 12, 2026Updated 3 weeks ago
- Hardware and software implementation of Sparsely-active SNNs☆26Mar 6, 2026Updated 8 months ago
- End-to-End NPU: RTL systolic array → AXI4 SoC → TVM compiler → FPGA inference☆70Jul 29, 2026Updated 3 months ago
- ☆16Aug 11, 2026Updated 2 months ago
- Source code repo for UVM Tutorial for Candy Lovers☆14Apr 23, 2017Updated 9 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SystemVerilog、Verilog、UVM☆17Jun 23, 2020Updated 6 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- ☆50Apr 8, 2023Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆157Jul 22, 2025Updated last year
- Software for Raman spectroscopy instruments☆10Dec 11, 2022Updated 3 years ago
- ☆10Jul 16, 2023Updated 3 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆209Apr 15, 2026Updated 6 months ago