☆39Aug 10, 2025Updated last year
Alternatives and similar repositories for v2_npu_tutorial
Users that are interested in v2_npu_tutorial are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design a Low-cost-AI-Accelerator based on Google's Tensor Processing Unit Version 1.☆23Updated this week
- ☆12Apr 16, 2020Updated 6 years ago
- Deploy llama2.c on the OpenLA500 SoC with custom AI accelerator (FPGA)☆23Jun 16, 2026Updated 2 months ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated 2 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆31Mar 5, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- ☆10May 30, 2017Updated 9 years ago
- HQEMU v2.5.1 is a retargetable and multi-threaded dynamic binary translator on multicores☆26Mar 21, 2018Updated 8 years ago
- ☆50Apr 8, 2023Updated 3 years ago
- 基于k210的2021电赛F题数字识别☆15Dec 4, 2021Updated 4 years ago
- ☆62Feb 18, 2019Updated 7 years ago
- Utility to convert a KiCad netlist into a PCBNEW .kicad_pcb file.☆15Nov 4, 2025Updated 9 months ago
- The official NaplesPU hardware code repository☆36Jul 27, 2019Updated 7 years ago
- A c++ hash map/table which utilizes simd (specifically Intel x86 SSE/AVX)☆12Apr 30, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- 2021电子设计竞赛工程文档☆12Dec 15, 2023Updated 2 years ago
- 给llvm17.0.6添加一个新后端Cpu0☆12Apr 22, 2024Updated 2 years ago
- ☆10Dec 12, 2020Updated 5 years ago
- Piecewise curve approximation☆10Feb 3, 2016Updated 10 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, A…☆47Nov 8, 2023Updated 2 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- 📚 LaTeX templates and tools for creating beautiful, structured documents 📝☆14Oct 24, 2025Updated 10 months ago
- Some study notes in learning process.☆35Jun 13, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆19Dec 23, 2025Updated 8 months ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Aug 9, 2026Updated 2 weeks ago
- Research files to fit Raman Spectroscopy data to a Double Lorentzian peak equation using a genetic algorithm☆14Aug 5, 2017Updated 9 years ago
- 基于Unet模型的图像语义分割☆10Mar 24, 2020Updated 6 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆23May 6, 2024Updated 2 years ago
- ☆15Feb 10, 2021Updated 5 years ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆79Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Convert hand-drawn circuit to computer understandable circuit using Machine Learning☆10Feb 3, 2018Updated 8 years ago
- ☆12Jun 11, 2021Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆59May 10, 2021Updated 5 years ago
- ☆19Sep 12, 2022Updated 3 years ago
- RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo☆13Mar 7, 2020Updated 6 years ago
- 《“笨方法”学Python3》☆16Jan 15, 2019Updated 7 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆66Jun 1, 2022Updated 4 years ago