emard / oberonLinks
☆18Updated 5 years ago
Alternatives and similar repositories for oberon
Users that are interested in oberon are comparing it to the libraries listed below
Sorting:
- ☆27Updated 5 years ago
- eForth for the j1 simulator and actual J1 FPGAs☆38Updated 10 years ago
- FPGA based PDP-11 cpu☆18Updated 10 years ago
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆30Updated 9 years ago
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆83Updated last year
- Forth for the J1-CPU☆18Updated 8 years ago
- A bit-serial CPU☆19Updated 6 years ago
- 32-bit RISC-V Forth for microcontrollers☆89Updated 11 months ago
- Minimal microprocessor☆21Updated 8 years ago
- Efficient implementations of the transcendental functions☆28Updated 9 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆23Updated 7 years ago
- This is a portable, open source emulator of the 32-bit Inmos T414/T800/T801/T805 Transputer family, and a host/file I/O Server that inter…☆21Updated last week
- Oberon RISC-V port, based on Samuel Falvo's RISC-V compiler and Peter de Wachter's Project Norebo. Part of an academic project to evaluat…☆78Updated 5 years ago
- Project Norebo☆40Updated 5 years ago
- ☆54Updated 8 years ago
- Forth for RISC-V SBCs☆33Updated 5 months ago
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆38Updated 2 years ago
- A highly-configurable and compact variant of the ZPU processor core☆36Updated 10 years ago
- A small 6502 system with MS BASIC in ROM☆54Updated 6 years ago
- The ultimate forth chip documentation collection☆17Updated 7 years ago
- A self-hosting Forth for J1-style CPUs☆27Updated 2 years ago
- Sweet32 32bit MRISC CPU - VHDL and software toolchain sources (including documentation)☆37Updated 10 years ago
- Verilog sources for simple 6502 computer.☆28Updated 5 years ago
- RCA COSMAC CDP1802 functional equivalent CPU core in VHDL☆26Updated 8 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Updated 5 years ago
- Forth CPU J1 in SystemVerilog☆16Updated 8 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Updated Plan9 cross compilers (for OSX and Linux) including RISC V target☆21Updated 5 years ago
- QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.☆76Updated last year