emard / oberonLinks
☆17Updated 4 years ago
Alternatives and similar repositories for oberon
Users that are interested in oberon are comparing it to the libraries listed below
Sorting:
- ☆27Updated 5 years ago
- eForth for the j1 simulator and actual J1 FPGAs☆35Updated 10 years ago
- Forth for the J1-CPU☆19Updated 8 years ago
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆30Updated 8 years ago
- Forth for RISC-V SBCs☆32Updated last week
- FPGA based PDP-11 cpu☆18Updated 9 years ago
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆38Updated last year
- A highly-configurable and compact variant of the ZPU processor core☆34Updated 9 years ago
- A self-hosting Forth for J1-style CPUs☆28Updated last year
- Bare-metal Forth implementation for RISC-V☆54Updated last year
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Updated 5 years ago
- RCA COSMAC CDP1802 functional equivalent CPU core in VHDL☆26Updated 7 years ago
- 68k port of the PDP-11 version of Comer's Xinu operating system☆17Updated 9 years ago
- This is a portable, open source emulator of the 32-bit Inmos T414/T800/T801/T805 Transputer family, and a host/file I/O Server that inter…☆20Updated 10 months ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- PropForthV5.5 is Forth progamming environment for Parallax Propeller P8X32A microcontroller created by Sal Sanci☆11Updated 8 years ago
- A simulator for the RTX2000 processor☆24Updated 7 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Project Norebo☆39Updated 4 years ago
- Updated Plan9 cross compilers (for OSX and Linux) including RISC V target☆20Updated 4 years ago
- MOVED TO GITLAB☆10Updated 3 years ago
- FPGA implementations of the PDP-6 and PDP-10☆22Updated 4 years ago
- 32-bit RISC-V Forth for microcontrollers☆77Updated 4 months ago
- A bit-serial CPU☆19Updated 5 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Updated 12 years ago
- Minimal Forth Workbench provides an educational subset of Standard Forth, feel free to experiment.☆24Updated last year
- Compiler for PDP-11, written in Python☆19Updated last year
- ☆51Updated 8 years ago
- Forth CPU J1 in SystemVerilog☆15Updated 8 years ago
- Pinky (8-bit CPU) written in Verilog and an Assembler written in Python 3☆19Updated 6 years ago