Zigazou / myterminal
A serial text terminal written in Verilog for Tang SiPeed Primer FPGA
☆15Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for myterminal
- VGA-compatible text mode functionality☆13Updated 4 years ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆30Updated last month
- ice40 UltraPlus demos☆15Updated 5 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Updated 4 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆15Updated 11 months ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆25Updated 2 years ago
- ☆25Updated 4 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 2 years ago
- The DDR Test Firmware for LicheeTang20K.☆16Updated last year
- SNES SPC music player for Tang Nano 20k☆17Updated last year
- DVI PMOD adapter (HDMI connector)☆28Updated 3 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆26Updated 3 years ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆24Updated last year
- QQSPI Pmod-compatible 32MB PSRAM module☆14Updated last year
- Sipeed Tang Nano playground☆17Updated 4 years ago
- Z80 CPU + UART + Timer + I/O Ports coded in VHDL and implemented for the Lattice iCE40-hx8k dev board☆8Updated 8 years ago
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆23Updated 2 years ago
- x86 core for FleaFPGA Ohm board☆13Updated 6 years ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Updated 2 years ago
- ☆14Updated last year
- Network based loader and flasher for Pano G2 devices☆13Updated last year
- Mini CPU design with JTAG UART support☆18Updated 3 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆24Updated last year
- ESP32 / iCE40UP5K / SGTL5000 development board with MOS 6581/8580 SID pinout☆11Updated 3 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆33Updated 5 years ago
- A flexible, simple, yet powerful FPGA development board.☆15Updated 6 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Learn how to create your own 32-bit system from scratch.☆12Updated 2 years ago
- Kicad Conductive Pad footprints☆13Updated last year