Zigazou / myterminalLinks
A serial text terminal written in Verilog for Tang SiPeed Primer FPGA
☆15Updated 3 years ago
Alternatives and similar repositories for myterminal
Users that are interested in myterminal are comparing it to the libraries listed below
Sorting:
- Collection of Raspberry Pi Pico board adapters for use with Pico-DirtyJTAG☆13Updated last year
- DVI PMOD adapter (HDMI connector)☆28Updated 4 years ago
- ☆26Updated 5 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated last year
- TI-99/4A FPGA implementation for the Icestorm toolchain☆17Updated 4 months ago
- A flexible, simple, yet powerful FPGA development board.☆17Updated 7 years ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Updated 4 months ago
- SNES SPC music player for Tang Nano 20k☆20Updated last year
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆31Updated 3 years ago
- ice40 UltraPlus demos☆16Updated 5 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Updated 5 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Updated 5 years ago
- RCA COSMAC CDP1802 functional equivalent CPU core in VHDL☆26Updated 7 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆26Updated 3 years ago
- Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.☆15Updated last year
- Network based loader and flasher for Pano G2 devices☆15Updated last year
- MMU for Z80 and eZ80☆18Updated 4 years ago
- rtf8088☆10Updated 10 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated 2 years ago
- Learn how to create your own 32-bit system from scratch.☆13Updated 3 years ago
- Design a CPU in VHDL☆11Updated 3 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.☆16Updated 2 years ago
- Z80 CPU + UART + Timer + I/O Ports coded in VHDL and implemented for the Lattice iCE40-hx8k dev board☆9Updated 8 years ago
- A complete HDMI transmitter implementation in VHDL☆23Updated 4 months ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Updated 5 years ago
- XT-like PC written in SystemVerilog☆13Updated 2 years ago