Zigazou / myterminalLinks
A serial text terminal written in Verilog for Tang SiPeed Primer FPGA
☆15Updated 3 years ago
Alternatives and similar repositories for myterminal
Users that are interested in myterminal are comparing it to the libraries listed below
Sorting:
- VGA-compatible text mode functionality☆17Updated 5 years ago
- NESTang SDRAM controller and usage example for Tang Nano 20K☆40Updated 9 months ago
- ☆14Updated last year
- Collection of Raspberry Pi Pico board adapters for use with Pico-DirtyJTAG☆14Updated last year
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆12Updated 6 years ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Updated 3 years ago
- ☆27Updated 5 years ago
- ice40 UltraPlus demos☆16Updated 5 years ago
- Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.☆17Updated 2 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆26Updated 3 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Updated 6 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Updated 5 years ago
- Sipeed Tang Nano playground☆20Updated 5 years ago
- SNES SPC music player for Tang Nano 20k☆20Updated 2 years ago
- A complete HDMI transmitter implementation in VHDL☆22Updated last month
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆32Updated 4 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated last year
- A flexible, simple, yet powerful FPGA development board.☆17Updated 7 years ago
- 3D games console based on RP2040 and iCE40 UP5k☆48Updated 4 years ago
- PicoRV32 RISC-V project for Tang Nano 20K FPGA development board☆26Updated last year
- TI-99/4A FPGA implementation for the Icestorm toolchain☆18Updated 6 months ago
- W65C832 (32 bit 6502) in an FPGA.☆25Updated last month
- A synthesizable picmicro-midrange clone for FPGAs☆12Updated 5 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- HDMI-VGA output sample for Tang-NANO☆24Updated 5 years ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Updated 7 months ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆8Updated 7 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago