antmicro / rdimm-ddr4-testerView external linksLinks
Experimental platform built around Xilinx Kintex-7 FPGA for development and customization of RAM controllers supporting RDIMM DDR4 RAM modules used in data centers.
☆22Sep 11, 2025Updated 5 months ago
Alternatives and similar repositories for rdimm-ddr4-tester
Users that are interested in rdimm-ddr4-tester are comparing it to the libraries listed below
Sorting:
- port from python to C++ PyVCD lib☆23Jun 16, 2025Updated 7 months ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆11Dec 27, 2022Updated 3 years ago
- ☆10Nov 13, 2025Updated 3 months ago
- My dotfiles☆12Updated this week
- Jeśli chcesz rozpocząć naukę programowania w języku Python, ten kurs będzie doskonałym wyborem. Kurs jest starannie podzielony na cztery …☆15May 25, 2025Updated 8 months ago
- ☆13Apr 12, 2023Updated 2 years ago
- ☆17Jan 1, 2021Updated 5 years ago
- ☆24Dec 15, 2025Updated 2 months ago
- StatisticsView IntelliJ plugin enables logging IDE code browsing activities and shows aggregated statistical information (e.g. accumulate…☆12Aug 16, 2023Updated 2 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- ☆21Feb 2, 2026Updated last week
- A Perl single user game in the style of Zork based on the Parsely Adventures.☆10Mar 14, 2019Updated 6 years ago
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Nov 6, 2024Updated last year
- Library for MCP25625 click board☆10Jul 14, 2016Updated 9 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Updated this week
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- This is a repository of Gogs documentation for Peach configuration.☆11Nov 23, 2025Updated 2 months ago
- ☆12Sep 18, 2024Updated last year
- Cross-platform Rust wrappers for the PCI ID Repository☆11Oct 3, 2025Updated 4 months ago
- Find duplicate files on your computer☆21Jun 6, 2020Updated 5 years ago
- ☆12Feb 6, 2026Updated last week
- A Flexible Cache Architectural Simulator☆16Sep 16, 2025Updated 4 months ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- An intermediate representation language for JITs☆12Jan 11, 2026Updated last month
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- ☆15Dec 9, 2025Updated 2 months ago
- A thin rusty wrapper over the YuNet face detection network (aka `libfacedetect`)☆11Aug 26, 2025Updated 5 months ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Jan 13, 2026Updated last month
- ☆11Jan 21, 2019Updated 7 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- ☆11Dec 23, 2025Updated last month
- This repository contains source code for Universal boot loader This repository contains source code for Universal boot loader for use wit…☆12Aug 19, 2025Updated 5 months ago
- ☆13Feb 28, 2016Updated 9 years ago
- Load and resolve Cargo configuration.☆17Updated this week
- FSM (Finite State Machine) tools for Verilog HDL.☆13Dec 19, 2022Updated 3 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆11Jan 15, 2022Updated 4 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- ☆12Feb 6, 2026Updated last week