Experimental platform built around Xilinx Kintex-7 FPGA for development and customization of RAM controllers supporting RDIMM DDR4 RAM modules used in data centers.
☆23Sep 11, 2025Updated 5 months ago
Alternatives and similar repositories for rdimm-ddr4-tester
Users that are interested in rdimm-ddr4-tester are comparing it to the libraries listed below
Sorting:
- SeekFree RT1064 Library GCC(VSCode) Porting☆12Oct 8, 2021Updated 4 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- ☆10Nov 13, 2025Updated 3 months ago
- Experimental development board interfacing Xilinx Kintex-7 FPGA with LPDDR4 SDRAM☆41Dec 11, 2025Updated 2 months ago
- ☆15Aug 19, 2025Updated 6 months ago
- ☆25Updated this week
- ☆17Jan 1, 2021Updated 5 years ago
- ☆13Apr 12, 2023Updated 2 years ago
- ESPTool for Node.js, based on esptool.py☆10Aug 12, 2015Updated 10 years ago
- ☆21Updated this week
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆50Jan 2, 2025Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, A…☆46Nov 8, 2023Updated 2 years ago
- ☆13Feb 28, 2016Updated 10 years ago
- ☆11Sep 4, 2020Updated 5 years ago
- FSM (Finite State Machine) tools for Verilog HDL.☆13Dec 19, 2022Updated 3 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- ☆12Sep 18, 2024Updated last year
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆16Updated this week
- ☆14Feb 23, 2026Updated 2 weeks ago
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Nov 6, 2024Updated last year
- ☆15Dec 9, 2025Updated 3 months ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆11Jan 15, 2022Updated 4 years ago
- An intermediate representation language for JITs☆13Feb 25, 2026Updated last week
- Cross-platform Rust wrappers for the PCI ID Repository☆11Oct 3, 2025Updated 5 months ago
- ☆11Dec 23, 2025Updated 2 months ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- VHDL source file project for a hardware in the loop simulation of a permanen magnet motor with field oriented control design☆11Nov 22, 2022Updated 3 years ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- A Script that converts Linux distro to Gentoo Linux. | 转换 Linux 发行版为 Gentoo Linux 的脚本。| Mirror of https://gitlab.com/cwittlut/distro2gen…☆11Sep 25, 2024Updated last year
- Cross-Domain DPA Attack on SAML11☆17Jul 14, 2019Updated 6 years ago
- A thin rusty wrapper over the YuNet face detection network (aka `libfacedetect`)☆11Aug 26, 2025Updated 6 months ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- Load and resolve Cargo configuration.☆18Updated this week
- ☆13Updated this week
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆16Feb 24, 2026Updated last week