antmicro / rdimm-ddr4-testerLinks
Experimental platform built around Xilinx Kintex-7 FPGA for development and customization of RAM controllers supporting RDIMM DDR4 RAM modules used in data centers.
☆14Updated last year
Alternatives and similar repositories for rdimm-ddr4-tester
Users that are interested in rdimm-ddr4-tester are comparing it to the libraries listed below
Sorting:
- Experimental breakout board for a signle 200-ball WFBGA LPDDR4 chip in SO-DIMM DDR4 form factor.☆14Updated last year
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last week
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- Verilog based simulation modell for 7 Series PLL☆15Updated 5 years ago
- Library of FPGA architectures☆22Updated 2 weeks ago
- PicoRV☆44Updated 5 years ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆31Updated 9 months ago
- GDB server to debug CPU simulation waveform traces☆44Updated 3 years ago
- Naive Educational RISC V processor☆84Updated last month
- Quite OK image compression Verilog implementation☆21Updated 7 months ago
- ☆25Updated 4 months ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- A extremely size-optimized RV32I soft processor for FPGA.☆28Updated 7 years ago
- ☆17Updated 2 months ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Updated last month
- Utilities for working with a Wishbone bus in an embedded device☆44Updated 2 weeks ago
- Remote JTAG server for remote debugging☆40Updated last year
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- An FPGA reverse engineering and documentation project☆48Updated 3 weeks ago
- PCIe analyzer experiments☆56Updated 5 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- RISC-V Configuration Structure☆38Updated 8 months ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆47Updated 6 months ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆85Updated 2 weeks ago