An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled to an open RISC-V-native LPU accelerator. Apache-2.0 RTL, CERN-OHL-W-2.0 analog/GDSII, trademark-controlled compatibility certification.
☆24Jun 14, 2026Updated 2 months ago
Alternatives and similar repositories for OpenHBM
Users that are interested in OpenHBM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Nov 2, 2023Updated 2 years ago
- SystemVerilog file list pruner☆19Sep 1, 2026Updated last week
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 4 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- AIA IP compliant with the RISC-V AIA spec☆47Updated this week
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 4 years ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆61Jul 25, 2026Updated last month
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 7 months ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- CMake based hardware build system☆45Aug 31, 2026Updated last week
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- RISC-V Core Local Interrupt Controller (CLINT)☆34Aug 7, 2026Updated last month
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Digital Design Equivalence Checking☆102Updated this week
- Bugs Everywhere (BE), a bugtracker built on distributed version control.☆17Nov 17, 2016Updated 9 years ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Sep 6, 2026Updated last week
- Python-based hexadecimal calculator☆11Jun 11, 2019Updated 7 years ago
- Self checking RISC-V directed tests☆125Jun 3, 2025Updated last year
- ☆14Apr 29, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆23Aug 31, 2026Updated last week
- High quality and composable RTL libraries in SystemVerilog☆52Updated this week
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 10 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆15Aug 21, 2023Updated 3 years ago
- The SoC for the introduction to chip design course spring 2026☆21May 22, 2026Updated 3 months ago
- ☆17Apr 7, 2022Updated 4 years ago
- ☆25Jun 23, 2024Updated 2 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 4 years ago
- Virtual development board for HDL design☆43Mar 31, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- TransPimLib is a library for transcendental (and other hard-to-calculate) functions in general-purpose PIM systems, TransPimLib provides …☆15Apr 21, 2023Updated 3 years ago
- Binary Decompilation of the Polo G40 Digifant-1 Controller☆13Oct 21, 2018Updated 7 years ago
- 360nosc0pe Yocto build environment☆13Aug 27, 2018Updated 8 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 8 months ago
- ULX3S Quick Start☆23Oct 8, 2020Updated 5 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago