Syzygianinfern0 / Image-Encryption-using-Chaotic-SynchronizationLinks
📖 ECPC23 - Analog Integrated Circuits Course Project
☆9Updated 4 years ago
Alternatives and similar repositories for Image-Encryption-using-Chaotic-Synchronization
Users that are interested in Image-Encryption-using-Chaotic-Synchronization are comparing it to the libraries listed below
Sorting:
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆19Updated 2 years ago
- Senior Design Project at UW-Madison ECE☆15Updated 2 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆15Updated 2 years ago
- The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of chall…☆17Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- 16 bit serial multiplier in SystemVerilog☆13Updated 6 years ago
- Image processing on FPGA using verilog☆22Updated 2 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆33Updated 9 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- FPGA Design of a Neural Network for Color Detection☆76Updated 4 months ago
- ☆19Updated 6 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆36Updated 3 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆17Updated 5 years ago
- Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…☆14Updated last year
- ☆24Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- Employed into Crystal-Kyber Algorithm, a prominent Lattice-based Post Quantum Cryptography(PQC) algorithm, for polynomial multiplication …☆12Updated 3 months ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆9Updated 6 months ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆16Updated 4 years ago
- a multicycle CPU written in Verilog☆9Updated 9 years ago
- C++ and Verilog to implement AES128☆22Updated 7 years ago
- ☆52Updated 6 years ago
- Ring Oscillator Physically Unclonable Funtion☆23Updated 3 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆48Updated 5 years ago
- MulApprox - A comprehensive library of state-of-the-art approximate multipliers☆27Updated 3 years ago
- This repo contains the PUF and authentication codes for IoT authentication protocol development project☆11Updated 5 years ago