Syzygianinfern0 / Image-Encryption-using-Chaotic-SynchronizationLinks
📖 ECPC23 - Analog Integrated Circuits Course Project
☆9Updated 4 years ago
Alternatives and similar repositories for Image-Encryption-using-Chaotic-Synchronization
Users that are interested in Image-Encryption-using-Chaotic-Synchronization are comparing it to the libraries listed below
Sorting:
- UCSD CSE 237D Spring '20 Course Project☆17Updated last year
- ☆272Updated last year
- Dataflow QNN inference accelerator examples on FPGAs☆221Updated 3 months ago
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆22Updated last week
- Updated version of the XUP Workshops☆13Updated 6 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆129Updated 5 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆9Updated 8 months ago
- ☆94Updated last year
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆161Updated last month
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- ☆52Updated 6 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆32Updated 5 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆150Updated 4 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Updated 5 years ago
- Pipeline FFT Implementation in Verilog HDL☆122Updated 6 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆259Updated last month
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆102Updated 2 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆186Updated 2 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆155Updated last year
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆12Updated last year
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Updated 4 years ago
- Tutorial notebooks for hls4ml☆348Updated 3 weeks ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated 2 years ago
- A Simulation Framework for Memristive Deep Learning Systems☆157Updated last year
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 5 years ago
- FPGA Design of a Neural Network for Color Detection☆77Updated 5 months ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆206Updated last month
- Implementation of CNN using Verilog☆219Updated 7 years ago
- ☆113Updated last year
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆109Updated last month