StarashZero / Co-homework
计组实验作业
☆11Updated 5 years ago
Alternatives and similar repositories for Co-homework:
Users that are interested in Co-homework are comparing it to the libraries listed below
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆11Updated last year
- ☆25Updated last year
- CQU Dual Issue Machine☆35Updated 8 months ago
- Documentation for YatCPU☆49Updated last year
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆34Updated 3 years ago
- Introduction to Computer Systems (II), Spring 2021☆49Updated 3 years ago
- 基于龙芯 OpenMIPS 实现一个具有 89 条指令的五级流水 CPU，使用 Verilog 语言，使用哈佛结构，包括逻辑移位指令、乘除法指令、加载存储指令、转移指令、协处理器访问指令以及异常相关在内的共89条指令。能够处理数据相关，包含流水线暂停以及延迟槽☆20Updated 5 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆26Updated 5 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆10Updated 2 years ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆10Updated 5 years ago
- PLCT工具箱☆31Updated 2 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆39Updated 6 years ago
- nscscc2018☆26Updated 6 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆11Updated 8 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆38Updated last year
- 《自己动手写CPU》☆17Updated 3 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆62Updated 2 years ago
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆17Updated 3 years ago
- ☆10Updated 2 years ago
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆14Updated 3 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆42Updated 4 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆16Updated 3 weeks ago
- BOOM's Simulation Accelerator.☆13Updated 3 years ago
- 基于Verilog实现的三个MIPS架构CPU项目,按顺序实现了单周期,多周期以及基于多周期的微系统. Three Verilog-based MIPS CPU projects, simulate pipelined cpu based on mips instructi…☆17Updated 3 years ago
- 中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程☆24Updated 4 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆76Updated last year
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆12Updated 3 years ago
- Yet another toy CPU.☆86Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆15Updated 5 months ago
- 重庆大学计算机组成原理、硬件综合设计实验材料。☆12Updated 2 years ago